Datasheet INN5375F, INN5376F, INN5377F, INN5396F, INN5475F, INN5476F, INN5477F, INN5496F (Power Integrations) - 10
| Manufacturer | Power Integrations |
| Description | Digitally Controllable Off-Line CV/CC ZVS Flyback Switcher IC with 750 V and 900 V PowiGaN Switch, Synchronous Rectification and FluxLink Feedback |
| Pages / Page | 58 / 10 — InnoSwitch5-Pro. PI COMMAND Register Address Assignments, Description and … |
| File Format / Size | PDF / 3.5 Mb |
| Document Language | English |
InnoSwitch5-Pro. PI COMMAND Register Address Assignments, Description and Control Range. Register Address. Name. Function
Model Line for this Datasheet
Text Version of Document
InnoSwitch5-Pro PI COMMAND Register Address Assignments, Description and Control Range
Al command register addresses in InnoSwitch5-Pro are odd-parity addressing. Some select registers (some highlighted below) also employ odd parity error bit to the high and low bytes of data.
Register Address Name Function Adjustment Address Range Type Default Description Address with Odd Parity
bit[7] Parity VBEN Series Bus Enable or {11} Enable VBEN/Disable VDIS Switch Control Disabled? 0x04 W_Byte 0x0 bit[1:0] {01} Disable VBEN/No Reset {00} Disable VBEN/Reset {0}: Auto disable when bit[2] VOUT<10PCT {1}: Auto disable when Activate VOUT<4PCT BLEEDER Enable or B Bleeder (V ) OUT Function Disabled? 0x06 0x86 W_Byte 0xD0 {00}: Disabled bit[1:0] {11}: Enabled with auto disable OTP clears this register bit[7] Parity {0011} Enable Discharge/ VDIS Load (VBUS) Enable or Disable VBEN/Reset Discharge Disabled? 0x08 W_Byte 0x0 bit[3:0] {0010} Enable Discharge/ Disable VBEN No Reset {1110} Disable Discharge Turn-Off Latch-Off Enable or PSU Device Disabled? 0x0A 0x8A W_Byte 0x0 bit[0] {0}: Disabled {1}: Enabled Fast VI Speed of CV/CC 10 ms Update Command Update Limit or 0x0C 0x8C W_Byte 0x0 bit[0] {1}: Disable 10 msec update No Speed Limit? limit {11}: 64 ms bit[4:3] {10}: 32 ms {01}: 16 ms {00}: 8 ms {11}: Disable-OutputA CVO Constant- Voltage Only Only CV Mode 0x0E W_Byte 0x04 bit[2:1] {10}: Auto-Restart {01}: Latch-Off {00}: No Response bit[0] {1}: CV Only Mode/No CC Regulation bit[15] High Byte Parity Range CV Output Voltage 3 V to 30 V bit[12:8] Output Voltage (10 mV/step) 0x10 W_Word 500 (5 V) {300 to 3000} bit[7] Low Byte Parity 10 mV/LSB bit[6:0] Output Voltage Table 2. Command Register Assignments.
10
Rev. C 01/24 www.power.com
Al command register addresses in InnoSwitch5-Pro are odd-parity addressing. Some select registers (some highlighted below) also employ odd parity error bit to the high and low bytes of data.
Register Address Name Function Adjustment Address Range Type Default Description Address with Odd Parity
bit[7] Parity VBEN Series Bus Enable or {11} Enable VBEN/Disable VDIS Switch Control Disabled? 0x04 W_Byte 0x0 bit[1:0] {01} Disable VBEN/No Reset {00} Disable VBEN/Reset {0}: Auto disable when bit[2] VOUT<10PCT {1}: Auto disable when Activate VOUT<4PCT BLEEDER Enable or B Bleeder (V ) OUT Function Disabled? 0x06 0x86 W_Byte 0xD0 {00}: Disabled bit[1:0] {11}: Enabled with auto disable OTP clears this register bit[7] Parity {0011} Enable Discharge/ VDIS Load (VBUS) Enable or Disable VBEN/Reset Discharge Disabled? 0x08 W_Byte 0x0 bit[3:0] {0010} Enable Discharge/ Disable VBEN No Reset {1110} Disable Discharge Turn-Off Latch-Off Enable or PSU Device Disabled? 0x0A 0x8A W_Byte 0x0 bit[0] {0}: Disabled {1}: Enabled Fast VI Speed of CV/CC 10 ms Update Command Update Limit or 0x0C 0x8C W_Byte 0x0 bit[0] {1}: Disable 10 msec update No Speed Limit? limit {11}: 64 ms bit[4:3] {10}: 32 ms {01}: 16 ms {00}: 8 ms {11}: Disable-OutputA CVO Constant- Voltage Only Only CV Mode 0x0E W_Byte 0x04 bit[2:1] {10}: Auto-Restart {01}: Latch-Off {00}: No Response bit[0] {1}: CV Only Mode/No CC Regulation bit[15] High Byte Parity Range CV Output Voltage 3 V to 30 V bit[12:8] Output Voltage (10 mV/step) 0x10 W_Word 500 (5 V) {300 to 3000} bit[7] Low Byte Parity 10 mV/LSB bit[6:0] Output Voltage Table 2. Command Register Assignments.
10
Rev. C 01/24 www.power.com
