Datasheet STM32H7S3x8, STM32H7S7x8 (STMicroelectronics) - 4

link to page 51 link to page 51 link to page 51 link to page 53 link to page 53 link to page 54 link to page 54 link to page 54 link to page 55 link to page 55 link to page 56 link to page 56 link to page 57 link to page 57 link to page 57 link to page 58 link to page 59 link to page 59 link to page 59 link to page 59 link to page 60 link to page 60 link to page 60 link to page 62 link to page 62 link to page 63 link to page 63 link to page 63 link to page 63 link to page 63 link to page 63 link to page 64 link to page 65 link to page 65
Contents STM32H7Sxx8
3.19 Quad/Octo/Hexa-SPI memory interface . 51 3.19.1 XSPI I/O manager (XSPIM) . 51 3.19.2 Extended-SPI interface (XSPI) . 51 3.20 Analog-to-digital converters (ADCs) . 53 3.21 Analog temperature sensor . 53 3.22 Digital temperature sensor (DTS) . 54 3.23 VBAT operation . 54 3.24 Voltage reference buffer (VREFBUF) . 54 3.25 Audio digital filter (ADF) . 55 3.26 Digital camera interface (DCMIPP) . 55 3.27 Parallel synchronous slave interface (PSSI) . 56 3.28 LCD-TFT display controller . 56 3.29 JPEG codec (JPEG) . 57 3.30 Random number generator (RNG) . 57 3.31 Cryptographic acceleration (CRYP) . 57 3.31.1 Crypto engines features . 58 3.32 Secure AES (SAES) . 59 3.33 Hash processor (HASH) . 59 3.34 Public key accelerator (PKA) . 59 3.35 Memory cipher engine (MCE) . 59 3.35.1 Memory cipher features . 60 3.35.2 Memory cipher implementation . 60 3.36 Timers and watchdogs . 60 3.36.1 Advanced-control timers (TIM1) . 62 3.36.2 General-purpose timers (TIMx) . 62 3.36.3 Basic timers TIM6 and TIM7 . 63 3.36.4 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5) . 63 3.36.5 Independent watchdog . 63 3.36.6 Window watchdog . 63 3.36.7 SysTick timer . 63 3.37 Real-time clock (RTC) . 63 3.38 Tamper and backup registers (TAMP) . 64 3.39 Inter-integrated circuit interface (I2C) . 65 3.40 Improved inter-integrated circuit (I3C) . 65 4/320 DS14359 Rev 2 Document Outline Table 1. Device summary 1 Introduction 2 Description Table 2. Security and graphics IP availability per product line Figure 1. STM32H7Sxx8 block diagram Table 3. STM32H7Sxx8 features and peripheral counts (continued) 3 Functional overview 3.1 Arm Cortex-M7 with FPU 3.2 Memory protection unit (MPU) 3.3 Memories 3.3.1 Embedded flash memory 3.3.2 Secure access mode 3.3.3 Embedded SRAM 3.4 Boot modes 3.5 Power supply management 3.5.1 Power supply scheme Figure 2. System supply configurations 3.5.2 Power supply supervisor 3.5.3 Voltage regulator 3.5.4 SMPS step-down converter 3.6 Low-power modes Table 4. Operating mode summary Table 5. Overview of low-power mode monitoring pins 3.7 Reset and clock controller (RCC) Figure 3. Top-level clock tree Figure 4. Core and bus clock generation Table 6. Peripheral clock distribution summary 3.7.1 Clock management 3.7.2 System reset sources 3.8 General-purpose input/outputs (GPIOs) 3.9 Bus-interconnect matrix Figure 5. System architecture 3.10 General purpose / high-performance direct memory access controller (GPDMA/HPDMA) 3.11 Chrom-ART Accelerator (DMA2D) 3.12 NeoChrom graphic processor (GPU2D) 3.13 Chrom-GRC (GFXMMU) 3.14 Nested vectored interrupt controller (NVIC) 3.15 Extended interrupt and event controller (EXTI) 3.16 Cyclic redundancy check calculation unit (CRC) 3.17 CORDIC co-processor (CORDIC) 3.18 Flexible memory controller (FMC) 3.19 Quad/Octo/Hexa-SPI memory interface 3.19.1 XSPI I/O manager (XSPIM) Table 7. XSPIM implementation 3.19.2 Extended-SPI interface (XSPI) Table 8. XSPI implementation 3.20 Analog-to-digital converters (ADCs) 3.21 Analog temperature sensor Table 9. Temperature sensor calibration values 3.22 Digital temperature sensor (DTS) 3.23 VBAT operation 3.24 Voltage reference buffer (VREFBUF) 3.25 Audio digital filter (ADF) Table 10. ADF features 3.26 Digital camera interface (DCMIPP) 3.27 Parallel synchronous slave interface (PSSI) 3.28 LCD-TFT display controller 3.29 JPEG codec (JPEG) 3.30 Random number generator (RNG) 3.31 Cryptographic acceleration (CRYP) 3.31.1 Crypto engines features Table 11. Accelerated cryptographic operations 3.32 Secure AES (SAES) 3.33 Hash processor (HASH) 3.34 Public key accelerator (PKA) 3.35 Memory cipher engine (MCE) 3.35.1 Memory cipher features 3.35.2 Memory cipher implementation Table 12. MCE implementation 3.36 Timers and watchdogs Table 13. Timer feature comparison 3.36.1 Advanced-control timers (TIM1) 3.36.2 General-purpose timers (TIMx) 3.36.3 Basic timers TIM6 and TIM7 3.36.4 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5) 3.36.5 Independent watchdog 3.36.6 Window watchdog 3.36.7 SysTick timer 3.37 Real-time clock (RTC) 3.38 Tamper and backup registers (TAMP) 3.39 Inter-integrated circuit interface (I2C) 3.40 Improved inter-integrated circuit (I3C) 3.41 Universal synchronous/asynchronous receiver transmitter (USART/UART) and low-power universal asynchronous receiver transmitter (LPUART) Table 14. USART, UART and LPUART features 3.41.1 Universal synchronous/asynchronous receiver transmitter (USART/UART) Table 15. Instance implementation on STM32H7Sxx8 3.41.2 Low-power universal asynchronous receiver transmitter (LPUART) 3.42 Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S) 3.42.1 Introduction 3.42.2 SPI main features 3.42.3 SPI implementation Table 16. SPI features 3.43 Serial audio interfaces (SAI) 3.43.1 SAI main features 3.43.2 SAI implementation Table 17. STM32H7Sxx8 SAI features 3.44 SPDIFRX receiver interface (SPDIFRX) 3.45 Management data input/output (MDIO) slaves 3.46 Secure digital input/output MultiMediaCard interface (SDMMC) 3.47 Controller area network (FDCAN1, FDCAN2) 3.48 Universal serial bus on-the-go full-speed (OTG_FS) Table 18. OTG_FS speeds supported 3.49 Universal serial bus on-the-go high-speed (OTG_HS) Table 19. OTG_HS speeds supported 3.50 Ethernet MAC interface with dedicated DMA controller (ETH) 3.51 USB Type-C power delivery controller (UCPD) 3.52 High-definition multimedia interface - consumer electronics control (HDMI-CEC) 3.53 Development support 3.53.1 Serial-wire/JTAG debug port (SWJ-DP) 3.53.2 Embedded Trace Macrocell 4 Pinouts, pin description and alternate functions Figure 6. TFBGA100 SMPS pinout Figure 7. UFBGA144 SMPS pinout Figure 8. UFBGA169 SMPS pinout Figure 9. UFBGA144 GFx with SMPS pinout Figure 10. UFBGA169 GFx with SMPS pinout Figure 11. UFBGA176 SMPS pinout Figure 12. UFBGA176 SMPS GFx pinout Figure 13. LQFP176 SMPS pinout Figure 14. LQFP176 GFx with SMPS pinout Figure 15. WLCSP101 with SMPS pinout Figure 16. TFBGA225 OCTO with SMPS pinout Figure 17. TFBGA225 HEXA with SMPS pinout Figure 18. VFQFPN68 GP pinout Figure 19. LQFP100 GP pinout Figure 20. LQFP144 GP pinout 4.1 Pin description Table 20. Legend/abbreviations used in the pinout table Table 21. STM32H7Sxx8 pin and ball descriptions (continued) Table 22. STM32H7Sxx8 pin alternate functions 5 Memory mapping 6 Electrical characteristics 6.1 Parameter conditions 6.1.1 Minimum and maximum values 6.1.2 Typical values 6.1.3 Typical curves 6.1.4 Loading capacitor 6.1.5 Pin input voltage Figure 21. Pin loading conditions Figure 22. Pin input voltage 6.1.6 Power supply scheme Figure 23. Power supply scheme 6.1.7 Current consumption measurement Figure 24. Current consumption measurement scheme 6.2 Absolute maximum ratings Table 23. Voltage characteristics Table 24. Current characteristics Table 25. Thermal characteristics 6.3 Operating conditions 6.3.1 General operating conditions Table 26. General operating conditions Table 27. Supply voltage and maximum temperature configuration 6.3.2 VCAP external capacitor Figure 25. External capacitor CEXT Table 28. VCAP operating conditions 6.3.3 SMPS step-down converter Figure 26. External components for SMPS step-down converter Table 29. Characteristics of SMPS step-down converter external components Table 30. SMPS step-down converter characteristics for external usage Table 31. Inrush current and inrush electric charge characteristics for LDO and SMPS Figure 27. SMPS efficiency in VOS mode Tj=25°C Figure 28. SMPS efficiency in VOS mode Tj=125°C Figure 29. SMPS efficiency in SVOS mode Tj=25°C Figure 30. SMPS efficiency in SVOS mode Tj=125°C 6.3.4 Operating conditions at power-up / power-down Table 32. Operating conditions at power-up/power-down 6.3.5 Embedded reset and power control block characteristics Table 33. Reset and power control block characteristics 6.3.6 Embedded reference voltage characteristics Table 34. Embedded reference voltage Table 35. Internal reference voltage calibration values 6.3.7 Supply current characteristics Table 36. Typical and maximum current consumption in Run mode, code with data processing running from ITCM Table 37. Typical and maximum current consumption in Run mode, code with data processing running from AXISRAM3, cache ON Table 38. Typical and maximum current consumption in Run mode, code with data processing running from AXISRAM3, cache OFF Table 39. Typical and maximum current consumption in Run mode, code with data processing running from internal flash memory, cache ON Table 40. Typical and maximum current consumption in Run mode, code with data processing running from internal flash memory, cache OFF Table 41. Typical consumption in Run mode and corresponding performance versus code position Table 42. Typical and maximum current consumption in Sleep mode Table 43. Typical and maximum current consumption in System Stop mode Table 44. Typical and maximum current consumption in Standby mode Table 45. Typical and maximum current consumption in VBAT mode Table 46. Typical and maximum current consumption in Run mode, code with data processing running from Octo flash memory, cache OFF Table 47. Typical and maximum current consumption in Run mode, code with data processing running from 16-bit memory, cache OFF Table 48. Typical and maximum current consumption: data write 50% toggle on 16-bit memory Table 49. Typical and maximum current consumption: data write 25% toggle on 16-bit memory Table 50. Typical and maximum current consumption: data write 12.5% toggle on 16-bit memory Table 51. Typical and maximum current consumption: data write 6.25% toggle on 16-bit memory Table 52. Typical dynamic current consumption of peripherals 6.3.8 Wake-up time from low-power modes Table 53. Low-power mode wakeup timings 6.3.9 External clock source characteristics Table 54. High-speed external user clock characteristics Figure 31. High-speed external clock source AC timing diagram Table 55. Timing for analog HSE input Figure 32. Analog HSE input waveform Table 56. Low-speed external user clock characteristics Figure 33. Low-speed external clock source AC timing diagram Table 57. Timing for analog LSE input Figure 34. Analog LSE input waveform Table 58. 4-50 MHz HSE oscillator characteristics Figure 35. Typical application with an 8 MHz crystal Table 59. Low-speed external user clock characteristics Figure 36. Typical application with a 32.768 kHz crystal 6.3.10 Internal clock source characteristics Table 60. HSI48 oscillator characteristics Table 61. HSI oscillator characteristics Table 62. CSI oscillator characteristics Table 63. LSI oscillator characteristics 6.3.11 PLL characteristics Table 64. PLL1 characteristics (wide VCO frequency range) Table 65. PLL1 characteristics (narrow VCO frequency range) 6.3.12 EMC characteristics Table 66. EMS characteristics Table 67. EMI characteristics for fHSE = 8 MHz and fCPU = 600 MHz 6.3.13 Absolute maximum ratings (electrical sensitivity) Table 68. ESD absolute maximum ratings Table 69. Electrical sensitivities 6.3.14 I/O current injection characteristics Table 70. I/O current injection susceptibility 6.3.15 I/O port characteristics Table 71. I/O static characteristics Figure 37. VIL/VIH for all I/Os except BOOT0 Table 72. Output voltage characteristics for all I/Os except PC13, PC14, and PC15 Table 73. Output voltage characteristics for PC13 Table 74. Output voltage characteristics for PC14 and PC15 Table 75. Output timing characteristics (HSLV OFF) Table 76. Output timing characteristics (HSLV ON) Table 77. Output timing characteristics VDDXSPIx 1.2 V range (HSLV OFF) Table 78. Output timing characteristics VDDXSPIx 1.2 V (HSLV ON) 6.3.16 NRST pin characteristics Table 79. NRST pin characteristics Figure 38. Recommended NRST pin protection 6.3.17 FMC characteristics Table 80. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings Table 81. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings Figure 39. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms Table 82. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings Table 83. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings Figure 40. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms Table 84. Asynchronous multiplexed PSRAM/NOR read timings Table 85. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings Figure 41. Asynchronous multiplexed PSRAM/NOR read waveforms Table 86. Asynchronous multiplexed PSRAM/NOR write timings Table 87. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings Table 88. Synchronous non-multiplexed NOR/PSRAM read timings Figure 42. Synchronous non-multiplexed NOR/PSRAM read timings Table 89. Synchronous non-multiplexed PSRAM write timings Figure 43. Synchronous non-multiplexed PSRAM write timings Table 90. Synchronous multiplexed NOR/PSRAM read timings Figure 44. Synchronous multiplexed NOR/PSRAM read timings Table 91. Synchronous multiplexed PSRAM write timings Figure 45. Synchronous multiplexed PSRAM write timings Table 92. Switching characteristics for NAND flash read cycles Figure 46. NAND controller waveforms for read access Figure 47. NAND controller waveforms for common memory read access Table 93. Switching characteristics for NAND flash write cycles Figure 48. NAND controller waveforms for write access Figure 49. NAND controller waveforms for common memory write access Table 94. SDRAM read timings Table 95. LPSDR SDRAM read timings Figure 50. SDRAM read access waveforms (CL = 1) Table 96. SDRAM Write timings Table 97. LPSDR SDRAM Write timings Figure 51. SDRAM write access waveforms 6.3.18 XSPI interface characteristics Table 98. XSPI characteristics in SDR mode Table 99. XSPI characteristics in DTR mode (no DQS) Table 100. XSPI characteristics in DTR mode (with DQS)/Hyperbus Figure 52. XSPI DTR (with DQS) write timing diagram Figure 53. XSPI DTR (with DQS) read timing diagram Figure 54. XSPI DTR clock timing diagram 6.3.19 Delay block (DLYB) characteristics Table 101. Delay block characteristics 6.3.20 ADC characteristics Table 102. ADC characteristics Table 103. Minimum sampling time vs RAIN (12-bit ADC) Table 104. ADC accuracy 6.3.21 Voltage reference buffer characteristics Table 105. VREFBUF characteristics 6.3.22 Analog temperature sensor characteristics Table 106. Temperature sensor characteristics Table 107. Temperature sensor calibration values 6.3.23 Voltage booster for analog switch Table 108. Voltage booster for analog switch characteristics 6.3.24 Digital temperature sensor characteristics Table 109. Digital temperature sensor characteristics 6.3.25 VCORE monitoring characteristics Table 110. VCORE monitoring characteristics 6.3.26 Temperature and VBAT monitoring Table 111. VBAT monitoring characteristics Table 112. VBAT charging characteristics Table 113. Temperature monitoring characteristics 6.3.27 Audio digital filter (ADF) Table 114. ADF characteristics Figure 55. ADF timing diagram 6.3.28 Digital camera interface (DCMIPP) characteristics Table 115. DCMIPP characteristics Figure 56. DCMIPP timing diagram 6.3.29 Parallel synchronous slave interface (PSSI) characteristics Table 116. PSSI transmit characteristics Table 117. PSSI receive characteristics Figure 57. PSSI receive timing diagram Figure 58. PSSI transmit timing diagram 6.3.30 LCD-TFT controller (LTDC) characteristics Table 118. LTDC characteristics Figure 59. LCD-TFT horizontal timing diagram Figure 60. LCD-TFT vertical timing diagram 6.3.31 Timer characteristics Table 119. TIMx characteristics 6.3.32 Low-power timer characteristics Table 120. LPTIMx characteristics 6.3.33 Communication interfaces Table 121. I3C open-drain measured timing Table 122. I3C push-pull measured timing Table 123. I2C analog filter characteristics Table 124. USART characteristics Figure 61. USART timing diagram in master mode Figure 62. USART timing diagram in slave mode Table 125. SPI characteristics Figure 63. SPI timing diagram - slave mode and CPHA = 0 Figure 64. SPI timing diagram - slave mode and CPHA = 1 Figure 65. SPI timing diagram - master mode Table 126. I2S dynamic characteristics Figure 66. I2S slave timing diagram (Philips protocol)(1) Figure 67. I2S master timing diagram (Philips protocol)(1) Table 127. SAI characteristics Figure 68. SAI master timing waveforms Figure 69. SAI slave timing waveforms Table 128. MDIO slave timing parameters Figure 70. MDIO slave timing diagram Table 129. Dynamic characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V Table 130. Dynamic characteristics: eMMC characteristics VDD = 1.71V to 1.9V Figure 71. SD high-speed mode Figure 72. SD default mode Figure 73. SDMMC DDR mode Table 131. USB OTG_FS electrical characteristics Table 132. USB OTG_HS DC electrical characteristics Table 133. OTG_HS current consumption characteristics Table 134. UCPD electrical characteristics Table 135. Dynamic characteristics: Ethernet MAC signals for SMI Figure 74. Ethernet SMI timing diagram Table 136. Dynamic characteristics: Ethernet MAC signals for RMII Figure 75. Ethernet RMII timing diagram Table 137. Dynamic characteristics: Ethernet MAC signals for MII Figure 76. Ethernet MII timing diagram Table 138. Dynamic JTAG characteristics Table 139. Dynamics SWD characteristics Figure 77. JTAG timing diagram Figure 78. SWD timing diagram 7 Package information 7.1 Device marking 7.2 VFQFPN68 package information (B029) Figure 79. VFQFPN68 - Outline Table 140. VFQFPN68 - Mechanical data Figure 80. VFQFPN68 - Recommended footprint 7.3 LQFP100 package information (1L) Figure 81. LQFP100 - Outline(15) Table 141. LQFP100 - Mechanical data Figure 82. LQFP100 - Recommended footprint 7.4 TFBGA100 package information (A08Q) Figure 83. TFBGA100 - Outline Table 142. TFBGA100 - Mechanical data Figure 84. TFBGA100 - Recommended footprint Table 143. TFBGA100 - Recommended PCB design rules (0.8 mm pitch BGA) 7.5 LQFP144 package information (1A) Figure 85. LQFP144 - Outline(15) Table 144. LQFP144 - Mechanical data Figure 86. LQFP144 - Recommended footprint 7.6 UFBGA144 package information (A02Y) Figure 87. UFBGA144 - Outline Table 145. UFBGA144 - Mechanical data Figure 88. UFBGA144 - Recommended footprint Table 146. UFBGA144 - Recommended PCB design rules (0.80 mm pitch BGA) 7.7 UFBGA169 package information (A0YV) Figure 89. UFBGA169 - Outline Table 147. UFBGA169 - Mechanical data Figure 90. UFBGA169 - Recommended footprint Table 148. UFBGA169 - Recommended PCB design rules (0.5 mm pitch BGA) 7.8 LQFP176 package information (1T) Figure 91. LQFP176 - Outline(15) Table 149. LQFP176 - Mechanical data Figure 92. LQFP176 - Recommended footprint 7.9 WLCSP101 package information (B0FA) Figure 93. WLCSP101L - Outline Table 150. WLCSP101 - Mechanical data Figure 94. WLCSP101 - recommended footprint Table 151. WLCSP101 - recommended PCB design rules 7.9.1 Device marking for WLCSP101 Figure 95. WLCSP101 marking example (package top view) 7.10 UFBGA(176+25) package information (A0E7) Figure 96. UFBGA(176+25) - Outline Table 152. UFBGA(176+25) - Mechanical data Figure 97. UFBGA(176+25) - Recommended footprint Table 153. UFBGA(176+25) - Recommended PCB design rules (0.65 mm pitch BGA) 7.11 TFBGA225 package information (B04V) Figure 98. TFBGA225 - Outline(13) Table 154. TFBGA225 - Mechanical data Figure 99. TFBGA225 - Recommended footprint Table 155. TFBGA225 - Recommended PCB design rules (0.8 mm pitch BGA) 7.12 Package thermal characteristics Table 156. Package thermal characteristics 8 Ordering information 9 Important security notice 10 Revision history Table 157. Document revision history