Datasheet Texas Instruments TMX320C6713GDP
| Manufacturer | Texas Instruments |
| Series | TMS320C6713 |
| Part Number | TMX320C6713GDP |
Floating-Point Digital Signal Processor 272-BGA
Datasheets
TMS320C6713 Floating-Point Digital Signal Processor (Rev. L)
PDF, 2.0 Mb, Revision: L, File published: Nov 14, 2005
Prices
Status
| Lifecycle Status | Obsolete (Manufacturer has discontinued the production of the device) |
| Manufacture's Sample Availability | No |
Packaging
| Pin | 272 |
| Package Type | GDP |
| Industry STD Term | BGA |
| JEDEC Code | S-PBGA-N |
| Width (mm) | 27 |
| Length (mm) | 27 |
| Thickness (mm) | 1.78 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 2.57 |
| Mechanical Data | Download |
Eco Plan
| RoHS | Not Compliant |
| Pb Free | No |
Design Kits & Evaluation Modules
- Evaluation Modules & Boards: TMDSDSK6713
TMS320C6713 DSP Starter Kit (DSK)
Lifecycle Status: Active (Recommended for new designs)
Application Notes
- TMS320C6713 DSP Optimized for High Performance Multichannel Audio SystemsPDF, 128 Kb, File published: Jun 30, 2003
The TMS320C6713?s high performance CPU and rich peripheral set are tailored for multichannel audio applications such as broadcast and recording mixing, home and large venue audio decoders, and multi-zone audio distribution. The TMS320C6713 device is based on the high-performance advanced VelociTI? very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI). The VelociTI arch - A DSP/BIOS AIC23 Codec Device Driver for the TMS320C6713 DSKPDF, 79 Kb, File published: Jun 1, 2003
- TMS320C6713 Hardware Designer's Resource GuidePDF, 134 Kb, File published: Jul 29, 2004
The DSP Hardware Designer's Resource Guide is organized by development flow and functional areas to make your design effort as seamless as possible. Topics covered includegetting started, board design, system testing, and checklists to aid in your initial design and debug efforts. Each section includes pointers to valuable information including technical documentation, models, symbols, and refe - How to Begin Development Today with the TMS320C6713 Floating-Point DSP (Rev. A)PDF, 176 Kb, Revision: A, File published: Oct 30, 2002
Development can begin now for the Texas Instruments TMS320C6713 highest-performance, peripheral-rich floating-point digital signal processor (DSP) systems. Because of the compatibility between TMS320C6000?пЂ®пЂ DSP platform devices, existing C6000?пЂ®пЂ software tools and development platforms can be used to develop code for the C6713 and other future devices. This capability a - Using the ADS8380 with the TMS320C6713 DSPPDF, 191 Kb, File published: Mar 30, 2005
This application report presents a solution to interfacing the ADS8380 18-bit, 600-KSPS serial interface converter to the TMS320C6713 DSP. The hardware solution is made up of existing hardware: the ADS8380EVM, 'C6713 DSK, and 5-6K Interface Board. The software demonstrates how to use an EDMA and timer peripheral to collect data at 598 kHz. Discussed also are some of the key points to remember when - Interfacing the ADS7881 to TMS320C6713 DSPPDF, 1.1 Mb, File published: Jun 30, 2005
This application report presents a solution to interfacing the ADS7881 12-bit parallel interface converter to the TMS320C6713 DSP. The hardware solution is made up of existing hardware, specifically, the ADS7881EVM, 'C6713 DSK, and the 5-6K Interface Board. The software demonstrates how to use an EDMA ping-pong buffer and Timer1 peripherals to collect data at 4 MSPS. Discussed also are some of the - Interfacing the ADS8401/ADS8411 to TMS320C6713 DSPPDF, 260 Kb, File published: Sep 23, 2004
This application report presents a solution for interfacing the ADS8401 and ADS8411 16-bit, parallel interface converters to the TMS320C6713 DSP. The hardware solution consists of existing hardware, specifically the ADS8411EVM, 'C6713 DSK, and 5-6K interface board. The software demonstrates how to use an EDMA ping-pong buffer and Timer1 peripherals to collect data at 2 MSPS. Discussed also are som - Using the ADS8327 with the TMS320C6713 DSPPDF, 189 Kb, File published: Dec 18, 2006
This application report presents one solution for interfacing the ADS8327 16-bit, 500-KSPS serial interface converter to the TMS320C6713 digital signal processor (DSP). The hardware solution comprises the ADS8327EVM, TMS320C6713 DSP Starter Kit (DSK), and the 5-6K Interface Board. The software demonstrates how to use a McBSP, EDMA, and a timer peripheral to collect data at 500 kHz. Discussed als - How to Begin Development Today w/ High Performance Floating Point TMS320C67x DSPPDF, 111 Kb, File published: Apr 23, 2003
This application report describes how you can begin development now for the Texas Instruments (TIВ™) TMS320C67x generation of high-performance digital signal processors (DSPs). Because of the compatibility between TMS320C6000 generation devices, existing C6000 software tools and development platforms can be used to develop code for the C67x and other future devices. This capability allows for s - Interfacing the ADS8402/ADS8412 to TMS320C6713 DSPPDF, 262 Kb, File published: Sep 23, 2004
This application report presents a solution for interfacing the ADS8402 and ADS8412 16-bit, parallel interface converters to the TMS320C6713 DSP. The hardware solution consists of existing and orderable hardware, specifically the ADS8402EVM, 'C6713 DSK, and 5-6K interface board. The software demonstrates how to use the EDMA controller to efficiently collect data from the data converter. Discussed - TMS320C621x/C671x EDMA Queue Management GuidelinesPDF, 151 Kb, File published: Nov 7, 2000
The enhanced DMA (EDMA) controller of the TMS320C621x and TMS320C671x devices is a highly efficient data transfer engine, controlling all of the data movement beyond the level-two memory of the device. There are sixteen channels and a quick DMA (QDMA) available to perform programmable data transfers, giving a great deal of flexibility. With this flexibility comes the responsibility to intelligentl - TMS320C6713 to TMS320C672x Migration GuidePDF, 182 Kb, File published: May 23, 2005
- TMS320C6711D, C6712D, C6713B Power Consumption Summary (Rev. A)PDF, 93 Kb, Revision: A, File published: May 31, 2004
This document discusses the power consumption of the Texas Instruments TMS320C6711D, TMS320C6712D, and TMS320C6713B digital signal processors (DSPs). Power consumption on these devices is highly application dependent, so a spreadsheet is provided to model power consumption for a user's application. To get good results from the spreadsheet, realistic usage parameters must be entered. The low core v - Migrating from TMS320C6211B/C6711/C6711B and C6713 to TMS320C6713B (Rev. H)PDF, 155 Kb, Revision: H, File published: Nov 11, 2005
This document describes issues of interest related to migration from the Texas Instruments TMS320C6211B/C6711/C6711B GFN package and TMS320C6713 GDP package to the TMS320C6713B digital signal processor (DSP) GDP package. The objective of this document is to indicate differences between these devices. Functions that are identical between these devices are not included. For detailed information on t - TMS320C621x/TMS320C671x EDMA ArchitecturePDF, 255 Kb, File published: Mar 5, 2004
The enhanced DMA (EDMA) controller of the TMS320C621xв„ў/TMS320C671xв„ў device is a highly efficient data transfer engine. To maximize bandwidth, minimize transfer interference, and fully utilize the resources of the EDMA, it is crucial to understand the architecture of the engine. Transfer requests (TRs) originate from many requestors, including sixteen programmable EDMA channels, the lev - TMS320C621x/671x EDMA Performance DataPDF, 233 Kb, File published: Mar 5, 2004
The enhanced DMA (EDMA) controller of the TMS320C621xв„ў/TMS320C671xв„ў devices is a highly efficient data transfer engine, capable of maintaining transfers at up to 1800 MB/sec at a 225 MHz CPU clock frequency. This document details actual bandwidth achieved under various operating conditions. Ideal transfer bandwidth is explored in TMS320C6000 EDMA IO Scheduling and Performance (S - TMS320C6000 DMA Example Applications (Rev. A)PDF, 864 Kb, Revision: A, File published: Apr 10, 2002
The TMS320C6000? on-chip direct memory access (DMA) controller from Texas Instruments is used to transfer data between two locations in the memory map in the background of CPU operation. Typically, the DMA is used to:Transfer blocks of data between external and internal data memoriesRestructure portions of internal data memoryContinually service a peripheralPage program s - TMS320C6000 Enhanced DMA: Example Applications (Rev. A)PDF, 1.4 Mb, Revision: A, File published: Oct 24, 2001
The enhanced direct memory access (EDMA) controller is the backbone of the two-level cache architecture for the TMS320C6000? DSPs. The EDMA performs:o cache servicingo host-port servicingo user-programmable data transfers Through proper configuration, EDMA channels can be set up to operate continuously without requiring CPU intervention or reprogramming. This allows the CPU to use its - TMS320C6000 HPI to PCI Interfacing Using the PLX PCI9050 (Rev. C)PDF, 248 Kb, Revision: C, File published: Apr 17, 2002
This application report describes an interface between the Texas Instruments TMS320C6000в„ў DSP host port and the PLX Technology PCI9050 (PCI9052), the PCI interface chip. The PCI9052 is functionally the same as the PCI9050. The only difference between these two devices is that the PCI9052 is somewhat faster than the PCI9050.This application report includes a diagram showing connections be - TMS320C6000 Host Port to MPC860 Interface (Rev. A)PDF, 311 Kb, Revision: A, File published: Jun 21, 2001
This application report describes an interface between the Motorola MPC860 microprocessor and the host port interface (HPI) of a Texas Instruments TMS320C6000в„ў (C6000в„ў) digital signal processor (DSP) device. This document includes a schematic showing connections between the two devices, PAL equations, and verification that timing requirements are met for each device (tables and timing - TMS320C6000 Host Port to the i80960 Microprocessors Interface (Rev. A)PDF, 272 Kb, Revision: A, File published: Aug 31, 2001
This application report describes the interface between the Texas Instruments (TI) TMS320C6000в„ў digital signal processor (DSP) host port and the Intel 80960 microprocessor. The document includes schematics showing connections between the two devices, PAL equations, and verification that timing requirements are met for each device (tables and timing diagrams). - TMS320C6000 Host Port to MC68360 Interface (Rev. A)PDF, 261 Kb, Revision: A, File published: Sep 30, 2001
This application report describes an interface between the Motorola MC68360 quad integrated communication controller (QUICC) and the host port interface (HPI) of a TMS320C6000в„ў (C6000в„ў) digital signal processor (DSP) device. This includes a schematic showing connections between the two devices and verification that timing requirements are met for each device (tables and timing diagrams - Interfacing theTMS320C6000 EMIFto a PCI Bus Using the AMCC S5933 PCI Controller (Rev. A)PDF, 309 Kb, Revision: A, File published: Sep 30, 2001
This application report describes the architecture and capabilities of the AMCC S5933 PCI controller and how it can be interfaced to the TMS320C6201 digital signal processor (DSP). The DSP's host port interface (HPI) can be a PCI target, and its external memory interface (EMIF) can be used to support PCI bus mastering. Details on the signals and logic required to implement both PCI slave and maste - TMS320C6000 System Clock Circuit Example (Rev. A)PDF, 129 Kb, Revision: A, File published: Aug 15, 2001
This document describes how to provide the Texas Instruments TMS320C6000в„ў DSP with a system clock. All of the clocks internal to the C6000в„ў are generated from a single source through the CLKIN pin. This source clock for the device is an external signal that, depending on the clock mode, either drives the on-chip Phase-Locked Loop (PLL) circuit, which multiplies the source clock in freq - TMS320C6000 McBSP: I2S InterfacePDF, 93 Kb, File published: Sep 8, 1999
This document describes how to use the multichannel buffered serial port (McBSP) in the Texas Instruments (TI)(TM) TMS320C6000 digital signal processors (DSP) to interface with devices that conform to the Inter-IC Sound (I2S) specification. I2S is a protocol for transmitting two channels of digital audio data over a single serial connection.The flexible McBSP in the TMS320C6000 supports the I - TMS320C6000 McBSP to Voice Band Audio Processor (VBAP) Interface (Rev. A)PDF, 240 Kb, Revision: A, File published: Jul 23, 2001
This document describes how to interface the multichannel buffered serial port (McBSP) in the TMS320C6000? digital signal processor (DSP) to a voice band audio processor (VBAP). The VBAP under discussion is the TI TLV320AC56, 3V, 2.048 MHz audio processor which is a m-law companding device. The interface is also applicable to TI?s TLV320AC57, an A-law companding audio processor.The highly - TMS320C6000 C Compiler: C Implementation of IntrinsicsPDF, 154 Kb, File published: Dec 7, 1999
The first optimization step that you can perform on C source code for the TMS320C62xx is to use intrinsic operators. Intrinsics are used like functions and produce assembly language statements that would otherwise be inexpressible in C. The problem is that once you have performed the first optimization step, your C source code is no longer ANSI C compatible. The code proposed within this appli - TMS320C6000 Board Design: Considerations for Debug (Rev. C)PDF, 96 Kb, Revision: C, File published: Apr 21, 2004
- TMS320C6000 McBSP: IOM-2 Interface (Rev. A)PDF, 284 Kb, Revision: A, File published: May 21, 2001
This document describes how the multi-channel buffered serial port (McBSP) in the Texas Instruments (TI) TMS320C6000? (C6000?) digital signal processor (DSP) family is used to communicate to an ISDN Oriented Modular Interface Revision 2 (IOM-2) bus-compliant device. This document also describes the usage of McBSP registers and sample code to perform the above function. - Circular Buffering on TMS320C6000 (Rev. A)PDF, 172 Kb, Revision: A, File published: Sep 12, 2000
This application report explains how circular buffering is implemented on the TMS320C6000? devices. Circular buffering helps to implement finite impulse response (FIR) filters efficiently. Filters require delay lines or buffers of past (and current) samples. Circular addressing simplifies the manipulation of pointers in accessing the data samples.This application report addresses the following - TMS320C6000 EMIF to External Flash Memory (Rev. A)PDF, 471 Kb, Revision: A, File published: Feb 13, 2002
Interfacing external flash memory to the Texas Instruments TMS320C6000в„ў digital signal processor (DSP) is simple compared to previous generations of TI DSPs. The TMS320C6000 advanced external memory interface (EMIF) provides a glueless interface to a variety of external memory devices.This document describes the following:EMIF control registers and asynchronous interface signals< - TMS320C6000 EMIF to External Asynchronous SRAM Interface (Rev. A)PDF, 118 Kb, Revision: A, File published: Aug 31, 2001
Interfacing external asynchronous static RAM (ASRAM) to the Texas Instruments (TIв„ў) TMS320C6000 series of digital signal processors (DSPs) is simple compared to previous generations of TI DSPs, thanks to the advanced external memory interface (EMIF). The EMIF provides a glueless interface to a variety of external memory devices.This document describes:EMIF control registers and ASR - TMS320C6000 McBSP: AC'97 Codec Interface (TLV320AIC27) (Rev. A)PDF, 289 Kb, Revision: A, File published: Jul 10, 2001
This document describes how to use the multichannel buffered serial ports (McBSPs) in the Texas Instruments TMS320C6000в„ў digital signal processor (DSP) as a digital controller for an audio codec 1997 device.The McBSP is connected to a stereo audio codec 1997 device. This application report uses the TLV320AIC27 audio codec (AIC27) as an example. The audio codec 1997 (AC'97) standard spec - Using a TMS320C6000 McBSP for Data Packing (Rev. A)PDF, 257 Kb, Revision: A, File published: Oct 31, 2001
This application report describes how to use the multichannel buffered serial port (McBSP) in the Texas Instruments TMS320C6000в„ў digital signal processor (DSP) for data packing. Data packing involves moving either multiple successive 8-bit elements to/from the McBSP as a single 16/24/32-bit element or multiple successive 16-bit words to/from the McBSP as a single 32-bit word.The McBSP - TMS320C6000 McBSP: Interface to SPI ROM (Rev. C)PDF, 99 Kb, Revision: C, File published: Jun 30, 2001
The TMS320C6000? (C6000?) Multichannel Buffered Serial Port (McBSP) is designed to interface to a device that supports synchronous Serial Peripheral Interface (SPI). This document describes the hardware interface between the McBSP and a SPI ROM. The McBSP operates as the master in a user-specified clock stop (CLKSTP) mode in order to communicate with the SPI ROM. The McBSP initialization and contr - TMS320C6000 EMIF-to-External SDRAM Interface (Rev. E)PDF, 833 Kb, Revision: E, File published: Sep 4, 2007
Interfacing external SDRAM to the Texas Instruments TMS320C6000™ digital signal processor (DSP) is simple, compared to previous generations of TI DSPs, because of the advanced external memory interface (EMIF). The EMIF is a glueless interface to a variety of external memory devices.This application report describes the EMIF’s control registers and SDRAM signals along with SDRAM function - TMS320C6000 u-Law and a-Law Companding with Software or the McBSPPDF, 150 Kb, File published: Feb 2, 2000
This document describes how to perform data companding with the TMS320C6000(tm)digital signal processors(DSP). Companding refers to the compression and expansion of transfer data before and after transmission, respectively.The multichannel buffered serial port (McBSP) in the TMS320C6000 supports two companding formats: mu-Law and A-Law. Both companding formats are specified in the CCITT G.711 - TMS320C6000 McBSP as a TDM Highway (Rev. A)PDF, 313 Kb, Revision: A, File published: Sep 11, 2000
This document describes how the multichannel buffered serial ports (McBSP) in the TMS320C6000в„ў digital signal processors (DSP) are used to communicate on a time-division multiplexed (TDM) data highway.TDM provides multiple devices a time slot to perform data transfer. Thus, multiple users operate various channels; however, each user has a set of channel(s) assigned for transmission and re - TMS320C6000 McBSP Interface to an ST-BUS Device (Rev. B)PDF, 87 Kb, Revision: B, File published: Jun 4, 2002
This document describes how the multichannel buffered serial ports (McBSPs) in the Texas Instruments TMS320C6000в„ў digital signal processor (DSP) are used to communicate to a single-rate Serial Telecom (ST)-BUS-compliant device.The McBSP receives the framing signal, clock, and data from the ST-BUSв„ў device and processes them to generate internal frame syncs and clocks for correct data - Using the TMS320C6000 McBSP as a High Speed Communication Port (Rev. A)PDF, 296 Kb, Revision: A, File published: Aug 31, 2001
This document describes how to use the mulit-channel buffered serial ports (McBSP) in the Texas Instruments (TI) TMS320C6000в„ў digital signal processor (DSP) as a high-speed data communication port.One McBSP of one C6000в„ў DSP device can be connected to a McBSP on another C6000 DSP device to serve as a high-speed data communication port. Typically, McBSPs of similar device numbers a - TMS320C6000 Tools: Vector Table and Boot ROM Creation (Rev. D)PDF, 185 Kb, Revision: D, File published: Apr 26, 2004
Texas Instruments TMS320C6000в„ў digital signal processors (DSPs) provide a variety of boot configurations that determine which actions are performed after device reset, to prepare for initialization. The boot process is determined by latching the boot configuration settings at reset.The boot process performed by the DSP is to either load code from an external read-only memory (ROM) space - TMS320C6000 Board Design for JTAG (Rev. C)PDF, 89 Kb, Revision: C, File published: Apr 2, 2002
Designing a TMS320C6000в„ў DSP board to utilize all of the functionality of the JTAG scan path is a simple process, but a few considerations must be taken into account. The default state of the emulation signals determines whether the JTAG port is used for emulation or for boundary scan. It is therefore necessary to provide flexibility in the design to accommodate those modes that are desired. - TMS320C6000 McBSP Initialization (Rev. C)PDF, 232 Kb, Revision: C, File published: Mar 8, 2004
The TMS320C6000? multichannel buffered serial port (McBSP) can operate in a variety of modes, as per application requirements. For proper operation, the serial port must be initialized in a specific order. This document describes the initialization steps necessary when either the (E)DMA or the CPU is used to service the McBSP data. Typically, the (E)DMA is used to perform read/write transfers from - Using IBIS Models for Timing Analysis (Rev. A)PDF, 301 Kb, Revision: A, File published: Apr 15, 2003
Today?s high-speed interfaces require strict timings and accurate system design. To achieve the necessary timings for a given system, input/output buffer information specification (IBIS) models must be used. These models accurately represent the device drivers under various process conditions. Board characteristics, such as impedance, loading, length, number of nodes, etc., affect how the device d - TMS320C6000 EDMA IO Scheduling and PerformancePDF, 269 Kb, File published: Mar 5, 2004
The enhanced DMA (EDMA) is a highly efficient and parallel data transfer engine. To make the best use of its resources, it is necessary to understand the architecture and schedule transfers intelligently. This document details how to summarize, analyze, and schedule system traffic to produce efficient designs. An example audio/video system is presented and analyzed in full. Finally, EDMA performan - PowerPAD Thermally Enhanced Package (Rev. H)PDF, 983 Kb, Revision: H, File published: Jul 6, 2018
Model Line
Series: TMS320C6713 (9)
Manufacturer's Classification
- Semiconductors > Processors > Digital Signal Processors > C6000 DSP > Other C6000 DSP
