Datasheet Texas Instruments ADS8472IBRGZT
| Manufacturer | Texas Instruments |
| Series | ADS8472 |
| Part Number | ADS8472IBRGZT |
16-Bit 1MSPS 0.65 LSB Max INL Precision ADC with Parallel Interface and Reference 48-VQFN -40 to 85
Datasheets
16-Bit 1-MSPS Differential Input, Micropower Samp Analog-to-Digital Converter datasheet
PDF, 1.4 Mb, File published: Sep 27, 2006
Extract from the document
Prices
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Packaging
| Pin | 48 | 48 | 48 |
| Package Type | RGZ | RGZ | RGZ |
| Industry STD Term | VQFN | VQFN | VQFN |
| JEDEC Code | S-PQFP-N | S-PQFP-N | S-PQFP-N |
| Package QTY | 250 | 250 | 250 |
| Carrier | SMALL T&R | SMALL T&R | SMALL T&R |
| Device Marking | ADS | 8472I | B |
| Width (mm) | 7 | 7 | 7 |
| Length (mm) | 7 | 7 | 7 |
| Thickness (mm) | .9 | .9 | .9 |
| Pitch (mm) | .5 | .5 | .5 |
| Max Height (mm) | 1 | 1 | 1 |
| Mechanical Data | Download | Download | Download |
Parametrics
| # Input Channels | 1 |
| Analog Voltage AVDD(Max) | 5.25 V |
| Analog Voltage AVDD(Min) | 4.75 V |
| Architecture | SAR |
| Digital Supply(Max) | 5.25 V |
| Digital Supply(Min) | 2.7 V |
| INL(Max) | 0.65 +/-LSB |
| Input Range(Max) | 4.096 V |
| Input Range(Min) | 4.096 V |
| Input Type | Differential |
| Integrated Features | Oscillator |
| Interface | Parallel |
| Multi-Channel Configuration | N/A |
| Operating Temperature Range | -40 to 85 C |
| Package Group | VQFN |
| Package Size: mm2:W x L | 48VQFN: 49 mm2: 7 x 7(VQFN) PKG |
| Power Consumption(Typ) | 225 mW |
| Rating | Catalog |
| Reference Mode | Ext,Int |
| Resolution | 16 Bits |
| SINAD | 95.2 dB |
| SNR | 95.3 dB |
| Sample Rate (max) | 1MSPS SPS |
| Sample Rate(Max) | 1 MSPS |
| THD(Typ) | -121 dB |
Eco Plan
| RoHS | Compliant |
Application Notes
- Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)PDF, 227 Kb, Revision: A, File published: Nov 10, 2010
This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different - Determining Minimum Acquisition Times for SAR ADCs, part 2PDF, 215 Kb, File published: Mar 17, 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to
Model Line
Series: ADS8472 (4)
- ADS8472IBRGZT ADS8472IBRGZTG4 ADS8472IRGZT ADS8472IRGZTG4
Manufacturer's Classification
- Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > Precision ADCs (<=10MSPS)
