Datasheet Texas Instruments SN74LVTH646DBLE
Manufacturer | Texas Instruments |
Series | SN74LVTH646 |
Part Number | SN74LVTH646DBLE |
3.3-V ABT Octal Bus Transceivers And Registers With 3-State Outputs 24-SSOP -40 to 85
Datasheets
SN54LVTH646, SN74LVTH646 datasheet
PDF, 906 Kb, Revision: H, File published: May 3, 2004
Extract from the document
Prices
Status
Lifecycle Status | Obsolete (Manufacturer has discontinued the production of the device) |
Manufacture's Sample Availability | No |
Packaging
Pin | 24 |
Package Type | DB |
Industry STD Term | SSOP |
JEDEC Code | R-PDSO-G |
Width (mm) | 5.3 |
Length (mm) | 8.2 |
Thickness (mm) | 1.95 |
Pitch (mm) | .65 |
Max Height (mm) | 2 |
Mechanical Data | Download |
Parametrics
Approx. Price (US$) | 0.46 | 1ku |
Bits(#) | 8 |
F @ Nom Voltage(Max)(Mhz) | 160 |
ICC @ Nom Voltage(Max)(mA) | 0.005 |
Input Type | TTL/CMOS |
Operating Temperature Range(C) | -40 to 85 |
Output Drive (IOL/IOH)(Max)(mA) | -32/64 |
Output Type | LVTTL |
Package Group | SOIC TSSOP |
Package Size: mm2:W x L (PKG) | 24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP) 24SOIC: 160 mm2: 10.3 x 15.5(SOIC) |
Rating | Catalog |
Schmitt Trigger | No |
Technology Family | LVT |
VCC(Max)(V) | 3.6 |
VCC(Min)(V) | 2.7 |
Voltage(Nom)(V) | 3.3 |
tpd @ Nom Voltage(Max)(ns) | 4.7 |
Eco Plan
RoHS | Not Compliant |
Pb Free | No |
Application Notes
- LVT Family Characteristics (Rev. A)PDF, 98 Kb, Revision: A, File published: Mar 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti - LVT-to-LVTH ConversionPDF, 84 Kb, File published: Dec 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed. - Bus-Hold CircuitPDF, 418 Kb, File published: Feb 5, 2001
When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of
Model Line
Series: SN74LVTH646 (5)
- SN74LVTH646DBLE SN74LVTH646DW SN74LVTH646DWG4 SN74LVTH646PWLE SN74LVTH646PWR
Manufacturer's Classification
- Semiconductors > Logic > Buffer/Driver/Transceiver > Registered Transceiver