Datasheet Texas Instruments ADS54T01
| Manufacturer | Texas Instruments |
| Series | ADS54T01 |
1-ch 750MSPS BTS Feedback and Receiver IC
Datasheets
Single 12-Bit 750Msps Receiver and Feedback IC datasheet
PDF, 1.5 Mb, Revision: A, File published: Jan 8, 2014
Extract from the document
Prices
Status
| ADS54T01IZAY | ADS54T01IZAYR | |
|---|---|---|
| Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
| Manufacture's Sample Availability | Yes | No |
Packaging
| ADS54T01IZAY | ADS54T01IZAYR | |
|---|---|---|
| N | 1 | 2 |
| Pin | 196 | 196 |
| Package Type | ZAY | ZAY |
| Industry STD Term | NFBGA | NFBGA |
| JEDEC Code | S-PBGA-N | S-PBGA-N |
| Package QTY | 160 | 1000 |
| Carrier | JEDEC TRAY (5+1) | LARGE T&R |
| Device Marking | ADS54T01I | ADS54T01I |
| Width (mm) | 12 | 12 |
| Length (mm) | 12 | 12 |
| Thickness (mm) | .9 | .9 |
| Pitch (mm) | .8 | .8 |
| Max Height (mm) | 1.4 | 1.4 |
| Mechanical Data | Download | Download |
Parametrics
| Parameters / Models | ADS54T01IZAY | ADS54T01IZAYR |
|---|---|---|
| # Input Channels | 1 | 1 |
| Analog Input BW, MHz | 1200 | 1200 |
| Analog Voltage AVDD(Max), V | 3.45 | 3.45 |
| Analog Voltage AVDD(Min), V | 3.15 | 3.15 |
| Interface | DDR LVDS | DDR LVDS |
| Logic Voltage DV/DD(Max), V | 1.9 | 1.9 |
| Logic Voltage DV/DD(Min), V | 1.7 | 1.7 |
| Operating Temperature Range, C | -40 to 85 | -40 to 85 |
| Package Group | NFBGA | NFBGA |
| Package Size: mm2:W x L, PKG | 196NFBGA: 144 mm2: 12 x 12(NFBGA) | 196NFBGA: 144 mm2: 12 x 12(NFBGA) |
| Power Consumption(Typ), mW | 1200 | 1200 |
| Resolution, Bits | 12 | 12 |
| SFDR(Typ), dB | 79 | 79 |
| SNR(Typ), dB | 61.2 | 61.2 |
| Sample Rate(Max), MSPS | 750 | 750 |
| Special Features | Decimating Filter,Differential Inputs,Nap Mode,Out of Range Indicator,Power Down | Decimating Filter,Differential Inputs,Nap Mode,Out of Range Indicator,Power Down |
Eco Plan
| ADS54T01IZAY | ADS54T01IZAYR | |
|---|---|---|
| RoHS | Compliant | Compliant |
Application Notes
- Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)PDF, 1.2 Mb, Revision: A, File published: Jul 19, 2013
- Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)PDF, 2.0 Mb, Revision: A, File published: May 22, 2015
- Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)PDF, 69 Kb, Revision: A, File published: May 18, 2015
- A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)PDF, 425 Kb, Revision: B, File published: Oct 9, 2011
This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference. - Principles of Data Acquisition and Conversion (Rev. A)PDF, 132 Kb, Revision: A, File published: Apr 16, 2015
Model Line
Series: ADS54T01 (2)
Manufacturer's Classification
- Semiconductors> RF & Microwave> Wideband Receivers
