Datasheet Texas Instruments ADS7924

Manufacturer	Texas Instruments
Series	ADS7924

Datasheets

Prices

Status

Packaging

Parametrics

Parameters / Models	ADS7924IRTER	ADS7924IRTET
# Input Channels	4	4
Analog Voltage AVDD(Max), V	5.5	5.5
Analog Voltage AVDD(Min), V	2.2	2.2
Architecture	SAR	SAR
Digital Supply(Max), V	5.5	5.5
Digital Supply(Min), V	1.65	1.65
INL(Max), +/-LSB	1.5	1.5
Input Range(Max), V	5.5	5.5
Input Type	Single-Ended	Single-Ended
Integrated Features	Oscillator	Oscillator
Interface	I2C	I2C
Multi-Channel Configuration	Multiplexed	Multiplexed
Operating Temperature Range, C	-40 to 85	-40 to 85
Package Group	WQFN	WQFN
Package Size: mm2:W x L, PKG	16WQFN: 9 mm2: 3 x 3(WQFN)	16WQFN: 9 mm2: 3 x 3(WQFN)
Power Consumption(Typ), mW	0.5	0.5
Rating	Catalog	Catalog
Reference Mode	Supply	Supply
Resolution, Bits	12	12
SINAD, dB	N/A	N/A
Sample Rate (max), SPS	100kSPS	100kSPS
Sample Rate(Max), MSPS	0.1	0.1
THD(Typ), dB	N/A	N/A

Eco Plan

Application Notes

• Download
  Obtaining 17 Bits of Resolution using a 12-Bit A/D System on a Chip
  PDF, 337 Kb, File published: Jun 24, 2010
  Integrated data acquisition systems can provide many benefits over discrete component designs. Superior performance, power, and cost savings, along with shorter development times, are among these benefits. Features such as integrated programmable gain amplifiers and averaging can provide added resolution. This application note includes information on how to achieve 17 bits of effective resolution
• Download
  Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)
  PDF, 227 Kb, Revision: A, File published: Nov 10, 2010
  This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different
• Download
  Determining Minimum Acquisition Times for SAR ADCs, part 2
  PDF, 215 Kb, File published: Mar 17, 2011
  The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to
• Download
  Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)
  PDF, 69 Kb, Revision: A, File published: May 18, 2015
• Download
  A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)
  PDF, 425 Kb, Revision: B, File published: Oct 9, 2011
  This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference.
• Download
  Principles of Data Acquisition and Conversion (Rev. A)
  PDF, 132 Kb, Revision: A, File published: Apr 16, 2015

Model Line

Manufacturer's Classification

• Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> Precision ADCs (<=10MSPS)