Datasheet Texas Instruments CD54HCT280
Manufacturer | Texas Instruments |
Series | CD54HCT280 |
High Speed CMOS Logic 9-Bit Odd/Even Parity Generator/Checker
Datasheets
CD54HC280, CD74HC280, CD54HCT280, CD74HCT280 datasheet
PDF, 708 Kb, Revision: D, File published: Oct 21, 2003
Extract from the document
Prices
Status
CD54HCT280F3A | |
---|---|
Lifecycle Status | Active (Recommended for new designs) |
Manufacture's Sample Availability | No |
Packaging
CD54HCT280F3A | |
---|---|
N | 1 |
Pin | 14 |
Package Type | J |
Industry STD Term | CDIP |
JEDEC Code | R-GDIP-T |
Package QTY | 1 |
Carrier | TUBE |
Device Marking | CD54HCT280F3A |
Width (mm) | 6.67 |
Length (mm) | 19.56 |
Thickness (mm) | 4.57 |
Pitch (mm) | 2.54 |
Max Height (mm) | 5.08 |
Mechanical Data | Download |
Parametrics
Parameters / Models | CD54HCT280F3A |
---|---|
Bits | 2 |
F @ Nom Voltage(Max), Mhz | 25 |
Function | Counter |
ICC @ Nom Voltage(Max), mA | 0.08 |
Operating Temperature Range, C | -55 to 125 |
Output Drive (IOL/IOH)(Max), mA | 4/-4 |
Package Group | CDIP |
Package Size: mm2:W x L, PKG | See datasheet (CDIP) |
Rating | Military |
Schmitt Trigger | No |
Technology Family | HCT |
Type | Other |
VCC(Max), V | 5.5 |
VCC(Min), V | 4.5 |
Voltage(Nom), V | 5 |
tpd @ Nom Voltage(Max), ns | 56 |
Eco Plan
CD54HCT280F3A | |
---|---|
RoHS | See ti.com |
Application Notes
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple VccPDF, 43 Kb, File published: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren - SN54/74HCT CMOS Logic Family Applications and RestrictionsPDF, 102 Kb, File published: May 1, 1996
The TI SN54/74HCT family of CMOS devices is a subgroup of the SN74HC series with the HCT circuitry modified to meet the interfacing requirements of TTL outputs to high-speed CMOS inputs. The HCT devices can be driven by the TTL circuits directly without additional components. This document describes the TTL/HC interface the operating voltages circuit noise and power consumption. A Bergeron anal
Model Line
Series: CD54HCT280 (1)
Manufacturer's Classification
- Semiconductors> Space & High Reliability> Logic Products> Specialty Logic Products> Counter/Arithmetic/Parity Function Products