Datasheet Texas Instruments CD74ACT174

ManufacturerTexas Instruments
SeriesCD74ACT174
Datasheet Texas Instruments CD74ACT174

Hex D-Type Flip-Flops with Reset

Datasheets

CD54ACT174, CD74ACT174 datasheet
PDF, 872 Kb, File published: Apr 9, 2003
Extract from the document

Prices

Status

CD74ACT174ECD74ACT174EE4CD74ACT174MCD74ACT174M96CD74ACT174M96E4CD74ACT174M96G4
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoNoNoNoNo

Packaging

CD74ACT174ECD74ACT174EE4CD74ACT174MCD74ACT174M96CD74ACT174M96E4CD74ACT174M96G4
N123456
Pin161616161616
Package TypeNNDDDD
Industry STD TermPDIPPDIPSOICSOICSOICSOIC
JEDEC CodeR-PDIP-TR-PDIP-TR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY252540250025002500
CarrierTUBETUBETUBELARGE T&RLARGE T&RLARGE T&R
Device MarkingCD74ACT174ECD74ACT174EACT174MACT174MACT174MACT174M
Width (mm)6.356.353.913.913.913.91
Length (mm)19.319.39.99.99.99.9
Thickness (mm)3.93.91.581.581.581.58
Pitch (mm)2.542.541.271.271.271.27
Max Height (mm)5.085.081.751.751.751.75
Mechanical DataDownloadDownloadDownloadDownloadDownloadDownload

Parametrics

Parameters / ModelsCD74ACT174E
CD74ACT174E
CD74ACT174EE4
CD74ACT174EE4
CD74ACT174M
CD74ACT174M
CD74ACT174M96
CD74ACT174M96
CD74ACT174M96E4
CD74ACT174M96E4
CD74ACT174M96G4
CD74ACT174M96G4
3-State OutputNoNoNoNoNoNo
Bits666666
F @ Nom Voltage(Max), Mhz909090909090
ICC @ Nom Voltage(Max), mA0.080.080.080.080.080.08
Operating Temperature Range, C-55 to 125-55 to 125-55 to 125-55 to 125-55 to 125-55 to 125
Output Drive (IOL/IOH)(Max), mA24/-2424/-2424/-2424/-2424/-2424/-24
Package GroupPDIPPDIPSOICSOICSOICSOIC
Package Size: mm2:W x L, PKGSee datasheet (PDIP)See datasheet (PDIP)16SOIC: 59 mm2: 6 x 9.9(SOIC)16SOIC: 59 mm2: 6 x 9.9(SOIC)16SOIC: 59 mm2: 6 x 9.9(SOIC)16SOIC: 59 mm2: 6 x 9.9(SOIC)
RatingCatalogCatalogCatalogCatalogCatalogCatalog
Schmitt TriggerNoNoNoNoNoNo
Technology FamilyACTACTACTACTACTACT
VCC(Max), V5.55.55.55.55.55.5
VCC(Min), V1.51.51.51.51.51.5
Voltage(Nom), V555555
tpd @ Nom Voltage(Max), ns12.612.612.612.612.612.6

Eco Plan

CD74ACT174ECD74ACT174EE4CD74ACT174MCD74ACT174M96CD74ACT174M96E4CD74ACT174M96G4
RoHSCompliantCompliantCompliantCompliantCompliantCompliant
Pb FreeYesYes

Application Notes

  • Selecting the Right Level Translation Solution (Rev. A)
    PDF, 313 Kb, Revision: A, File published: Jun 22, 2004
    Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
  • Power-Up Behavior of Clocked Devices (Rev. A)
    PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
  • Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
    PDF, 43 Kb, File published: Apr 1, 1996
    Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Model Line

Manufacturer's Classification

  • Semiconductors> Logic> Flip-Flop/Latch/Register> D-Type Flip-Flop