Datasheet Texas Instruments CD74HC7046A
Manufacturer | Texas Instruments |
Series | CD74HC7046A |
High Speed CMOS Logic Phase-Locked Loop with VCO and Lock Detector
Datasheets
CD74HC7046A, CD74HCT7046A datasheet
PDF, 479 Kb, Revision: C, File published: Oct 16, 2003
Extract from the document
Prices
Status
CD74HC7046AE | CD74HC7046AM | CD74HC7046AM96 | CD74HC7046AMG4 | CD74HC7046AMT | |
---|---|---|---|---|---|
Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
Manufacture's Sample Availability | No | No | No | No | No |
Packaging
CD74HC7046AE | CD74HC7046AM | CD74HC7046AM96 | CD74HC7046AMG4 | CD74HC7046AMT | |
---|---|---|---|---|---|
N | 1 | 2 | 3 | 4 | 5 |
Pin | 16 | 16 | 16 | 16 | 16 |
Package Type | N | D | D | D | D |
Industry STD Term | PDIP | SOIC | SOIC | SOIC | SOIC |
JEDEC Code | R-PDIP-T | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G |
Package QTY | 25 | 40 | 2500 | 40 | 250 |
Carrier | TUBE | TUBE | LARGE T&R | TUBE | SMALL T&R |
Device Marking | CD74HC7046AE | HC7046AM | HC7046AM | HC7046AM | HC7046AM |
Width (mm) | 6.35 | 3.91 | 3.91 | 3.91 | 3.91 |
Length (mm) | 19.3 | 9.9 | 9.9 | 9.9 | 9.9 |
Thickness (mm) | 3.9 | 1.58 | 1.58 | 1.58 | 1.58 |
Pitch (mm) | 2.54 | 1.27 | 1.27 | 1.27 | 1.27 |
Max Height (mm) | 5.08 | 1.75 | 1.75 | 1.75 | 1.75 |
Mechanical Data | Download | Download | Download | Download | Download |
Parametrics
Parameters / Models | CD74HC7046AE | CD74HC7046AM | CD74HC7046AM96 | CD74HC7046AMG4 | CD74HC7046AMT |
---|---|---|---|---|---|
Bits | 1 | 1 | 1 | 1 | 1 |
F @ Nom Voltage(Max), Mhz | 70 | 70 | 70 | 70 | 70 |
ICC @ Nom Voltage(Max), mA | 0.08 | 0.08 | 0.08 | 0.08 | 0.08 |
Operating Temperature Range, C | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 |
Output Drive (IOL/IOH)(Max), mA | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 |
Package Group | PDIP | SOIC | SOIC | SOIC | SOIC |
Package Size: mm2:W x L, PKG | See datasheet (PDIP) | 16SOIC: 59 mm2: 6 x 9.9(SOIC) | 16SOIC: 59 mm2: 6 x 9.9(SOIC) | 16SOIC: 59 mm2: 6 x 9.9(SOIC) | 16SOIC: 59 mm2: 6 x 9.9(SOIC) |
Rating | Catalog | Catalog | Catalog | Catalog | Catalog |
Technology Family | HC | HC | HC | HC | HC |
VCC(Max), V | 6 | 6 | 6 | 6 | 6 |
VCC(Min), V | 2 | 2 | 2 | 2 | 2 |
Voltage(Nom), V | 3.3,5 | 3.3,5 | 3.3,5 | 3.3,5 | 3.3,5 |
tpd @ Nom Voltage(Max), ns | 43 | 43 | 43 | 43 | 43 |
Eco Plan
CD74HC7046AE | CD74HC7046AM | CD74HC7046AM96 | CD74HC7046AMG4 | CD74HC7046AMT | |
---|---|---|---|---|---|
RoHS | Compliant | Compliant | Compliant | Compliant | Compliant |
Pb Free | Yes |
Application Notes
- CMOS Phase-Locked-Loop Applications (Rev. B)PDF, 687 Kb, Revision: B, File published: Sep 19, 2002
Applications of the HC/HCT4046A phase-locked loop (PLL) and HC/HCT7046A PLL with lock detection are provided including design examples with calculated and measured results. Features of these devices relative to phase comparators lock indicators voltage-controlled oscillators (VCOs) and filter design are presented. - SN54/74HCT CMOS Logic Family Applications and RestrictionsPDF, 102 Kb, File published: May 1, 1996
The TI SN54/74HCT family of CMOS devices is a subgroup of the SN74HC series with the HCT circuitry modified to meet the interfacing requirements of TTL outputs to high-speed CMOS inputs. The HCT devices can be driven by the TTL circuits directly without additional components. This document describes the TTL/HC interface the operating voltages circuit noise and power consumption. A Bergeron anal
Model Line
Series: CD74HC7046A (5)
Manufacturer's Classification
- Semiconductors> Logic> Specialty Logic> Phase-Locked-Loop (PLL)/Oscillator