Datasheet Texas Instruments CD74HC75
Manufacturer | Texas Instruments |
Series | CD74HC75 |
High Speed CMOS Logic Dual 2-Bit Bistable Transparent Latches
Datasheets
CD54HC75, CD74HC75, CD54HCT75, CD74HCT75 datasheet
PDF, 694 Kb, Revision: F, File published: Oct 13, 2003
Extract from the document
Prices
Status
CD74HC75E | CD74HC75EE4 | CD74HC75M | CD74HC75M96 | CD74HC75MG4 | CD74HC75MT | CD74HC75PW | CD74HC75PWG4 | CD74HC75PWR | CD74HC75PWRG4 | CD74HC75PWT | |
---|---|---|---|---|---|---|---|---|---|---|---|
Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) | Active (Recommended for new designs) |
Manufacture's Sample Availability | No | Yes | No | No | No | No | No | No | No | No | No |
Packaging
CD74HC75E | CD74HC75EE4 | CD74HC75M | CD74HC75M96 | CD74HC75MG4 | CD74HC75MT | CD74HC75PW | CD74HC75PWG4 | CD74HC75PWR | CD74HC75PWRG4 | CD74HC75PWT | |
---|---|---|---|---|---|---|---|---|---|---|---|
N | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
Pin | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 |
Package Type | N | N | D | D | D | D | PW | PW | PW | PW | PW |
Industry STD Term | PDIP | PDIP | SOIC | SOIC | SOIC | SOIC | TSSOP | TSSOP | TSSOP | TSSOP | TSSOP |
JEDEC Code | R-PDIP-T | R-PDIP-T | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G |
Package QTY | 25 | 25 | 40 | 2500 | 40 | 250 | 90 | 90 | 2000 | 2000 | 250 |
Carrier | TUBE | TUBE | TUBE | LARGE T&R | TUBE | SMALL T&R | TUBE | TUBE | LARGE T&R | LARGE T&R | SMALL T&R |
Device Marking | CD74HC75E | CD74HC75E | HC75M | HC75M | HC75M | HC75M | HJ75 | HJ75 | HJ75 | HJ75 | HJ75 |
Width (mm) | 6.35 | 6.35 | 3.91 | 3.91 | 3.91 | 3.91 | 4.4 | 4.4 | 4.4 | 4.4 | 4.4 |
Length (mm) | 19.3 | 19.3 | 9.9 | 9.9 | 9.9 | 9.9 | 5 | 5 | 5 | 5 | 5 |
Thickness (mm) | 3.9 | 3.9 | 1.58 | 1.58 | 1.58 | 1.58 | 1 | 1 | 1 | 1 | 1 |
Pitch (mm) | 2.54 | 2.54 | 1.27 | 1.27 | 1.27 | 1.27 | .65 | .65 | .65 | .65 | .65 |
Max Height (mm) | 5.08 | 5.08 | 1.75 | 1.75 | 1.75 | 1.75 | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 |
Mechanical Data | Download | Download | Download | Download | Download | Download | Download | Download | Download | Download | Download |
Parametrics
Parameters / Models | CD74HC75E | CD74HC75EE4 | CD74HC75M | CD74HC75M96 | CD74HC75MG4 | CD74HC75MT | CD74HC75PW | CD74HC75PWG4 | CD74HC75PWR | CD74HC75PWRG4 | CD74HC75PWT |
---|---|---|---|---|---|---|---|---|---|---|---|
3-State Output | No | No | No | No | No | No | No | No | No | No | No |
Bits | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 |
F @ Nom Voltage(Max), Mhz | 28 | 28 | 28 | 28 | 28 | 28 | 28 | 28 | 28 | 28 | 28 |
ICC @ Nom Voltage(Max), mA | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 |
Operating Temperature Range, C | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 | -55 to 125 |
Output Drive (IOL/IOH)(Max), mA | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 | 5.2/-5.2 |
Package Group | PDIP | PDIP | SOIC | SOIC | SOIC | SOIC | TSSOP | TSSOP | TSSOP | TSSOP | TSSOP |
Package Size: mm2:W x L, PKG | See datasheet (PDIP) | See datasheet (PDIP) | 16SOIC: 59 mm2: 6 x 9.9(SOIC) | 16SOIC: 59 mm2: 6 x 9.9(SOIC) | 16SOIC: 59 mm2: 6 x 9.9(SOIC) | 16SOIC: 59 mm2: 6 x 9.9(SOIC) | 16TSSOP: 32 mm2: 6.4 x 5(TSSOP) | 16TSSOP: 32 mm2: 6.4 x 5(TSSOP) | 16TSSOP: 32 mm2: 6.4 x 5(TSSOP) | 16TSSOP: 32 mm2: 6.4 x 5(TSSOP) | 16TSSOP: 32 mm2: 6.4 x 5(TSSOP) |
Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog |
Schmitt Trigger | No | No | No | No | No | No | No | No | No | No | No |
Technology Family | HC | HC | HC | HC | HC | HC | HC | HC | HC | HC | HC |
VCC(Max), V | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 |
VCC(Min), V | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
Voltage(Nom), V | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 6 |
tpd @ Nom Voltage(Max), ns | 24 | 24 | 24 | 24 | 24 | 24 | 24 | 24 | 24 | 24 | 24 |
Eco Plan
CD74HC75E | CD74HC75EE4 | CD74HC75M | CD74HC75M96 | CD74HC75MG4 | CD74HC75MT | CD74HC75PW | CD74HC75PWG4 | CD74HC75PWR | CD74HC75PWRG4 | CD74HC75PWT | |
---|---|---|---|---|---|---|---|---|---|---|---|
RoHS | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant | Compliant |
Pb Free | Yes | Yes |
Application Notes
- Power-Up Behavior of Clocked Devices (Rev. A)PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
- SN54/74HCT CMOS Logic Family Applications and RestrictionsPDF, 102 Kb, File published: May 1, 1996
The TI SN54/74HCT family of CMOS devices is a subgroup of the SN74HC series with the HCT circuitry modified to meet the interfacing requirements of TTL outputs to high-speed CMOS inputs. The HCT devices can be driven by the TTL circuits directly without additional components. This document describes the TTL/HC interface the operating voltages circuit noise and power consumption. A Bergeron anal
Model Line
Series: CD74HC75 (11)
Manufacturer's Classification
- Semiconductors> Logic> Flip-Flop/Latch/Register> Other Latch