Datasheet Texas Instruments CD74HCT373M96
| Manufacturer | Texas Instruments |
| Series | CD74HCT373 |
| Part Number | CD74HCT373M96 |
High Speed CMOS Logic Octal Transparent Latches with 3-State Outputs 20-SOIC -55 to 125
Datasheets
CD54HCT373, CD74HCT373 datasheet
PDF, 1.3 Mb, Revision: B, File published: May 7, 2003
Extract from the document
Prices
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Packaging
| Pin | 20 |
| Package Type | DW |
| Industry STD Term | SOIC |
| JEDEC Code | R-PDSO-G |
| Package QTY | 2000 |
| Carrier | LARGE T&R |
| Device Marking | HCT373M |
| Width (mm) | 7.5 |
| Length (mm) | 12.8 |
| Thickness (mm) | 2.35 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 2.65 |
| Mechanical Data | Download |
Parametrics
| 3-State Output | Yes |
| Bits | 8 |
| F @ Nom Voltage(Max) | 25 Mhz |
| ICC @ Nom Voltage(Max) | 0.08 mA |
| Operating Temperature Range | -55 to 125 C |
| Output Drive (IOL/IOH)(Max) | 6/-6 mA |
| Package Group | SOIC |
| Package Size: mm2:W x L | 20SOIC: 132 mm2: 10.3 x 12.8(SOIC) PKG |
| Rating | Catalog |
| Schmitt Trigger | No |
| Technology Family | HCT |
| VCC(Max) | 5.5 V |
| VCC(Min) | 4.5 V |
| Voltage(Nom) | 5 V |
| tpd @ Nom Voltage(Max) | 40 ns |
Eco Plan
| RoHS | Compliant |
Application Notes
- Power-Up Behavior of Clocked Devices (Rev. A)PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
Model Line
Series: CD74HCT373 (6)
- CD74HCT373E CD74HCT373EE4 CD74HCT373M CD74HCT373M96 CD74HCT373M96G4 CD74HCT373MG4
Manufacturer's Classification
- Semiconductors > Logic > Flip-Flop/Latch/Register > D-Type Latch
