Datasheet Texas Instruments CDCLVD110

ManufacturerTexas Instruments
SeriesCDCLVD110
Datasheet Texas Instruments CDCLVD110

1-to-10 LVDS clock buffer up to 900MHz with minimum skew for clock distribution

Datasheets

Programmable Low-Voltage 1:10 LVDS Clock Driver datasheet
PDF, 513 Kb, Revision: C, File published: Jan 14, 2008
Extract from the document

Prices

Status

CDCLVD110VFCDCLVD110VFG4CDCLVD110VFRCDCLVD110VFRG4
Lifecycle StatusNRND (Not recommended for new designs)NRND (Not recommended for new designs)NRND (Not recommended for new designs)NRND (Not recommended for new designs)
Manufacture's Sample AvailabilityNoNoNoNo

Packaging

CDCLVD110VFCDCLVD110VFG4CDCLVD110VFRCDCLVD110VFRG4
N1234
Pin32323232
Package TypeVFVFVFVF
Industry STD TermLQFPLQFPLQFPLQFP
JEDEC CodeS-PQFP-GS-PQFP-GS-PQFP-GS-PQFP-G
Package QTY25025010001000
CarrierJEDEC TRAY (10+1)JEDEC TRAY (10+1)LARGE T&RLARGE T&R
Device MarkingCDCLVD110CDCLVD110CDCLVD110CDCLVD110
Width (mm)7777
Length (mm)7777
Thickness (mm)1.41.41.41.4
Pitch (mm).8.8.8.8
Max Height (mm)1.61.61.61.6
Mechanical DataDownloadDownloadDownloadDownload

Eco Plan

CDCLVD110VFCDCLVD110VFG4CDCLVD110VFRCDCLVD110VFRG4
RoHSCompliantCompliantCompliantCompliant

Application Notes

  • Benefits of Using TI's Non-PLL Clock Buffer: Best in Class Phase Noise/Phase
    PDF, 560 Kb, File published: Jul 18, 2003
    This application report presents various jitter and phase noise measurements of three differential clock drivers. A Texas Instruments device was compared to two independent competitor devices. This report proves that clock buffer selection does have an impact on the total system timing budget, particularly when the system has two different input signals connected. Buffers must be able to resist th
  • DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML
    PDF, 135 Kb, File published: Feb 19, 2003
  • AC Coupling Between Differential LVPECL, LVDS, HSTL and CML (Rev. C)
    PDF, 417 Kb, Revision: C, File published: Oct 17, 2007
    This report provides a quick reference of ac-coupling techniques for interfacing between different logic levels. The four differential signaling levels found in this reportare low-voltage positive-referenced emitter coupled logic (LVPECL), low-voltage differential signals (LVDS), high-speed transceiver logic (HSTL), and current-modelogic (CML). From these four differential signaling levels, 16

Model Line

Manufacturer's Classification

  • Semiconductors> Clock and Timing> Clock Buffers> Differential