Datasheet Texas Instruments DS90C383BMT/NOPB

+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz 56-TSSOP -10 to 70

Datasheets

PDF, 1.3 Mb, Revision: G, File published: Apr 17, 2013

Extract from the document

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes

Color Depth	24 bpp
Function	Transmitter
Input Compatibility	LVCMOS,LVTTL
Operating Temperature Range	-10 to 70 C
Output Compatibility	FPD-Link LVDS
Package Group	TSSOP
Package Size: mm2:W x L	56TSSOP: 113 mm2: 8.1 x 14(TSSOP) PKG
Pixel Clock Min	18 MHz
Pixel Clock(Max)	68 MHz
Rating	Catalog
Total Throughput	1800 Mbps

RoHS

Compliant

Download
AN-1056 STN Application Using FPD-Link
PDF, 85 Kb, File published: May 14, 2004
Application Note 1056 STN Application Using FPD-Link
Download
TFT Data Mapping for Dual Pixel LDI Application - Alternate A - Color Map
PDF, 52 Kb, File published: May 15, 2004
Application Note 1163 TFT Data Mapping for Dual Pixel LDI Application - Alternate A - Color Map
Download
LVDS Display Interface (LDI) TFT Data Mapping for Interoperability w/FPD-Link
PDF, 65 Kb, File published: May 14, 2004
Application Note 1127 LVDS Display Interface (LDI) TFT Data Mapping for Interoperabil ity with FPD-Link
Download
AN-1085 FPD-Link PCB and Interconnect Design-In Guidelines
PDF, 344 Kb, File published: May 14, 2004
Application Note 1085 FPD-Link PCB and Interconnect Design-In Guidelines
Download
Receiver Skew Margin for Channel Link I and FPD Link I Devices
PDF, 418 Kb, File published: Jan 13, 2016
Download
AN-1032 An Introduction to FPD-Link (Rev. C)
PDF, 185 Kb, Revision: C, File published: Aug 8, 2017
The FPD-Linkchipsetarchitecturein conjunctionwith the LVDStechnologyprovidesthe highbandwidthinterfacenecessaryfor leadingedgedisplaytechnology.The conversionfromparallelTTL to serialLVDSallowsfor a narrowinterfacebetweengraphicscontrollerand panel.A narrowerinterfacemeanslowercablecost and simplifiesthe physicalconnectionthroug

Series: DS90C383B (3)