Datasheet Texas Instruments DS90UH926Q-Q1

ManufacturerTexas Instruments
SeriesDS90UH926Q-Q1
Datasheet Texas Instruments DS90UH926Q-Q1

5 - 85 MHz 24-bit Color FPD-Link III Deserializer with HDCP

Datasheets

DS90UH926Q-Q1 720p, 24-Bit Color FPD-Link III Deserializer With HDCP datasheet
PDF, 1.4 Mb, Revision: M, File published: Aug 3, 2017
Extract from the document

Prices

Status

DS90UH926QSQ/NOPBDS90UH926QSQE/NOPBDS90UH926QSQX/NOPB
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityNoNoNo

Packaging

DS90UH926QSQ/NOPBDS90UH926QSQE/NOPBDS90UH926QSQX/NOPB
N123
Pin606060
Package TypeNKBNKBNKB
Industry STD TermWQFNWQFNWQFN
JEDEC CodeS-PQSO-NS-PQSO-NS-PQSO-N
Package QTY10002502000
CarrierLARGE T&RSMALL T&RLARGE T&R
Device MarkingUH926QSQUH926QSQUH926QSQ
Width (mm)999
Length (mm)999
Thickness (mm).8.8.8
Pitch (mm).5.5.5
Max Height (mm).8.8.8
Mechanical DataDownloadDownloadDownload

Parametrics

Parameters / ModelsDS90UH926QSQ/NOPB
DS90UH926QSQ/NOPB
DS90UH926QSQE/NOPB
DS90UH926QSQE/NOPB
DS90UH926QSQX/NOPB
DS90UH926QSQX/NOPB
Color Depth, bpp242424
DiagnosticsBISTBISTBIST
EMI ReductionSSCG,Staggered OutputsSSCG,Staggered OutputsSSCG,Staggered Outputs
FunctionDeserializerDeserializerDeserializer
Input CompatibilityFPD-Link III LVDSFPD-Link III LVDSFPD-Link III LVDS
Operating Temperature Range, C-40 to 105-40 to 105-40 to 105
Output CompatibilityLVCMOSLVCMOSLVCMOS
Package GroupWQFNWQFNWQFN
Package Size: mm2:W x L, PKG60WQFN: 81 mm2: 9 x 9(WQFN)60WQFN: 81 mm2: 9 x 9(WQFN)60WQFN: 81 mm2: 9 x 9(WQFN)
Pixel Clock Min, MHz555
Pixel Clock(Max), MHz858585
RatingAutomotiveAutomotiveAutomotive
Signal ConditioningAdaptive EqualizerAdaptive EqualizerAdaptive Equalizer
Special FeaturesHDCP,I2C Config,I2S AudioHDCP,I2C Config,I2S AudioHDCP,I2C Config,I2S Audio
Total Throughput, Mbps255025502550

Eco Plan

DS90UH926QSQ/NOPBDS90UH926QSQE/NOPBDS90UH926QSQX/NOPB
RoHSCompliantCompliantCompliant

Application Notes

  • AN-2198 Exploring Int Test Patt Gen Feat of 720p FPD-Link III Devices (Rev. C)
    PDF, 105 Kb, Revision: C, File published: Jun 28, 2013
    This application report describes the pattern generator feature of the FPD-Link III 720p devices(DS90Ux92xQ), including the relevant control registers. It also provides several examples for accessingthese control registers to meet custom display application requirements.
  • Using the I2S Audio Interface of DS90Ux92x FPD-Link III Devices
    PDF, 121 Kb, File published: May 4, 2013
    I2S is a standard protocol for transmitting two channels (stereo) Pulse Code Modulated digital data over a3-wire serial bus.Advanced automotive systems require transport of multiple audio data sources, such as mobile devices,Navigation systems, Infotainment, security, or gaming consoles, to speakers located throughout thevehicle. Also, surround sound systems requiring multiple audio data
  • I2C Communication Over FPD-Link III with Bidirectional Control Channel (Rev. A)
    PDF, 53 Kb, Revision: A, File published: Apr 26, 2013
    This application note describes communication between devices using the FPD-Link III SerDes with a bidirectional control channel using I2C. The low latency bidirectional control interface allows the master I2C device to remotely control peripherals across the serial link.
  • Enabling GPIOs in DS90UB925 and DS90UB926
    PDF, 293 Kb, File published: Nov 10, 2015
    The 24-bit RGB interface is widely used in automotive infotainment. In addition to the 24-bit RGB interface, separate slower speed control signals are also needed. The DS90UB925 and DS90UB926 have additional pins for such applications with the additional control signals. Examples of control signals needed to be sent from the H/U (head unit) to display are display enable, display reset, and backlig

Model Line

Manufacturer's Classification

  • Semiconductors> Interface> Display & Imaging SerDes> FPD-Link III SerDes