Datasheet Texas Instruments DS90UR907QSQE/NOPB

5 - 65 MHz 24-bit Color FPD-Link to FPD-Link II Converter 36-WQFN -40 to 105

Datasheets

PDF, 1.2 Mb, Revision: G, File published: Dec 31, 2015

Extract from the document

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	Yes

Color Depth	24 bpp
Diagnostics	BIST,I2C Bus
EMI Reduction	LVDS Inputs
Function	Serializer
Input Compatibility	FPD-Link LVDS
Operating Temperature Range	-40 to 105 C
Output Compatibility	FPD-Link II LVDS
Pixel Clock Min	5 MHz
Pixel Clock(Max)	65 MHz
Rating	Automotive
Signal Conditioning	De-Emphasis,VOD Select
Special Features	1.8V or 3.3V VDDIO,I2C Config
Total Throughput	1560 Mbps

RoHS

Compliant

Download
AN-1807 FPD-Link II Display SerDes Overview (Rev. B)
PDF, 45 Kb, Revision: B, File published: Apr 26, 2013
TIвЂ™s FPD-Link II family of embedded clock LVDS SerDes provide enhanced features, and improved signal quality over prior generations of FPD-Link SerDes devices for Display applications. FPD-Link Chipsets serialized the wide parallel RGB buses down to 4 or 5 pairs of LVDS signaling depending upon the chipset. 18-bit RGB was serialized to three LVDS data lines and a LVDS clock, while 24-bit RGB was s
Download
LVDS Repeaters and Crosspoints Extend the Reach of FPD-Link II Interfaces (Rev. A)
PDF, 101 Kb, Revision: A, File published: Apr 29, 2013
This application note introduces Texas InstrumentвЂ™s LVDS devices with built-in pre-emphasis andequalization circuits, recommends when it makes sense to employ them with the FPD-Link II SER/DES,shows how to optimally interface them to the SER/DES, and discusses distance gains that may berealized with their signal enhancing functions.
Download
Extending the Reach of a FPD-Link II Interface with Cable Drivers and Equalizers (Rev. A)
PDF, 118 Kb, Revision: A, File published: Apr 26, 2013
TI's family of embedded clock LVDS SER/DES (FPD-link II) provides a 2-wire serial interface for displayapplications up to distances of 10 meters.

Series: DS90UR907Q-Q1 (3)