Datasheet Texas Instruments OPA820

Manufacturer	Texas Instruments
Series	OPA820

Datasheets

Prices

Status

Packaging

Parametrics

Parameters / Models	OPA820ID	OPA820IDBVR	OPA820IDBVRG4	OPA820IDBVT	OPA820IDBVTG4	OPA820IDG4	OPA820IDR	OPA820IDRG4	OPA820SHKQ
2nd Harmonic, dBc	85	85	85	85	85	85	85	85
2nd Harmonic(dBc)									85
3rd Harmonic, dBc	95	95	95	95	95	95	95	95
3rd Harmonic(dBc)									95
@ MHz	1	1	1	1	1	1	1	1	1
Acl, min spec gain, V/V	1	1	1	1	1	1	1	1
Acl, min spec gain(V/V)									1
Additional Features	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
Approx. Price (US$)									0.98 | 1ku
Architecture	Bipolar,Voltage FB	Bipolar,Voltage FB	Bipolar,Voltage FB	Bipolar,Voltage FB	Bipolar,Voltage FB	Bipolar,Voltage FB	Bipolar,Voltage FB	Bipolar,Voltage FB	Voltage FB Bipolar
BW @ Acl, MHz	800	800	800	800	800	800	800	800
BW @ Acl(MHz)									800
CMRR(Min), dB	76	76	76	76	76	76	76	76
CMRR(Min)(dB)									76
CMRR(Typ), dB	85	85	85	85	85	85	85	85
CMRR(Typ)(dB)									85
GBW(Typ), MHz	800	800	800	800	800	800	800	800
GBW(Typ)(MHz)									800
IIB(Max)(nA)									16000
Input Bias Current(Max), pA	16000000	16000000	16000000	16000000	16000000	16000000	16000000	16000000
Iq per channel(Max), mA	5.75	5.75	5.75	5.75	5.75	5.75	5.75	5.75
Iq per channel(Max)(mA)									5.75
Iq per channel(Typ), mA	5.6	5.6	5.6	5.6	5.6	5.6	5.6	5.6
Iq per channel(Typ)(mA)									5.6
Number of Channels	1	1	1	1	1	1	1	1
Number of Channels(#)									1
Offset Drift(Typ), uV/C	4	4	4	4	4	4	4	4
Offset Drift(Typ)(uV/C)									4
Operating Temperature Range, C	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85
Operating Temperature Range(C)									-40 to 85
Output Current(Typ), mA	110	110	110	110	110	110	110	110
Output Current(Typ)(mA)									110
Package Group	SOIC	SOT-23	SOT-23	SOT-23	SOT-23	SOIC	SOIC	SOIC	SOIC SOT-23
Package Size(mm2=WxL)									5SOT-23: 8 mm2: 2.8 x 2.9 8SOIC: 29 mm2: 6 x 4.9
Package Size: mm2:W x L, PKG	8SOIC: 29 mm2: 6 x 4.9(SOIC)	5SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)	5SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)	5SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)	5SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)	8SOIC: 29 mm2: 6 x 4.9(SOIC)	8SOIC: 29 mm2: 6 x 4.9(SOIC)	8SOIC: 29 mm2: 6 x 4.9(SOIC)
Rail-to-Rail	No	No	No	No	No	No	No	No
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Slew Rate(Typ), V/us	240	240	240	240	240	240	240	240
Slew Rate(Typ)(V/us)									240
Total Supply Voltage(Max), +5V=5, +/-5V=10	12	12	12	12	12	12	12	12
Total Supply Voltage(Max)(+5V=5, +/-5V=10)									12
Total Supply Voltage(Min), +5V=5, +/-5V=10	5	5	5	5	5	5	5	5
Total Supply Voltage(Min)(+5V=5, +/-5V=10)									5
Vn at 1kHz(Typ), nV/rtHz	2.5	2.5	2.5	2.5	2.5	2.5	2.5	2.5
Vn at Flatband(Typ), nV/rtHz	2.5	2.5	2.5	2.5	2.5	2.5	2.5	2.5
Vn at Flatband(Typ)(nV/rtHz)									2.5
Vos (Offset Voltage @ 25C)(Max), mV	1.1	1.1	1.1	1.1	1.1	1.1	1.1	1.1
Vos (Offset Voltage @ 25C)(Max)(mV)									1.1

Eco Plan

Application Notes

• Download
  RLC Filter Design for ADC Interface Applications (Rev. A)
  PDF, 299 Kb, Revision: A, File published: May 13, 2015
  As high performance Analog-to-Digital Converters (ADCs) continue to improve in their performance, the last stage interface from the final amplifier into the converter inputs becomes a critical element in the system design if the full converter dynamic range is desired. This application note describes the performance and design equations for a simple passive 2nd-order filter used successfully in AD
• Download
  Wideband Complementary Current Output DAC Single-Ended Interface
  PDF, 597 Kb, File published: Jun 21, 2005
  High-speed digital-to-analog converters (DACs) most often use a transformer-coupled output stage. In applications where this configuration is not practical, a single op ampdifferential to single-ended stage has often been used. This application note steps through the exact design equations required to achieve gain matching from each output as well as a matched input impedance to each of the DA
• Download
  ADS5500, OPA695: PC Board Layout for Low Distortion High-Speed ADC Drivers
  PDF, 273 Kb, File published: Apr 22, 2004
  Once an analog-to-digital converter (ADC) and a driver/interface have been selected for a given application, the next step to achieving excellent performance is laying out the printed circuit board (PCB) that will support the application. This application report describes several techniques for optimizing a high-speed, 14-bit performance, differential driver PCB layout using a wideband operation
• Download
  Measuring Board Parasitics in High-Speed Analog Design
  PDF, 134 Kb, File published: Jul 7, 2003
  Successful circuit designs using high-speed amplifiers can depend upon understanding and identifying parasitic PCB components. Simulating a design while including PCB parasitics can protect against unpleasant production surprises. This application report discusses an easy method for measuring parasitic components in a prototype or final PC board design by using a standard oscilloscope and low freq
• Download
  Noise Analysis for High Speed Op Amps (Rev. A)
  PDF, 256 Kb, Revision: A, File published: Jan 17, 2005
  As system bandwidths have increased an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not however particularly comfortable with the calculations required to predict the total noise for an op amp or in the conversions between the different descriptions of noise. Considerable inconsistency between manufactu

Model Line

Manufacturer's Classification

• Semiconductors> Amplifiers> Operational Amplifiers (Op Amps)> High-Speed Op Amps (>=50MHz)