Datasheet Texas Instruments PCA9515A

Manufacturer	Texas Instruments
Series	PCA9515A

Dual Bidirectional I2C Bus and SMBus Repeater

Datasheets

PDF, 1.3 Mb, Revision: D, File published: Jun 12, 2014

Extract from the document

	PCA9515AD	PCA9515ADG4	PCA9515ADGKR	PCA9515ADGKRG4	PCA9515ADGKT	PCA9515ADGKTG4	PCA9515ADR	PCA9515ADRGR	PCA9515ADT	PCA9515APW	PCA9515APWG4	PCA9515APWR	PCA9515APWRG4	PCA9515APWT
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	NRND (Not recommended for new designs)	NRND (Not recommended for new designs)	NRND (Not recommended for new designs)	NRND (Not recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	Yes	No	No	Yes	No	No	No	Yes	Yes	No	No	No

	PCA9515AD	PCA9515ADG4	PCA9515ADGKR	PCA9515ADGKRG4	PCA9515ADGKT	PCA9515ADGKTG4	PCA9515ADR	PCA9515ADRGR	PCA9515ADT	PCA9515APW	PCA9515APWG4	PCA9515APWR	PCA9515APWRG4	PCA9515APWT
N	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Pin	8	8	8	8	8	8	8	8	8	8	8	8	8	8
Package Type	D	D	DGK	DGK	DGK	DGK	D	DRG	D	PW	PW	PW	PW	PW
Industry STD Term	SOIC	SOIC	VSSOP	VSSOP	VSSOP	VSSOP	SOIC	WSON	SOIC	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
JEDEC Code	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	S-PDSO-N	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	75	75	2500	2500	250	250	2500	3000	250	150	150	2000	2000	250
Carrier	TUBE	TUBE	LARGE T&R	LARGE T&R	SMALL T&R	SMALL T&R	LARGE T&R	LARGE T&R	SMALL T&R	TUBE	TUBE	LARGE T&R	LARGE T&R	SMALL T&R
Device Marking	PD515A	PD515A	7BA	7BA	7BE	7BE	PD515A	ZVD	PD515A	PD515A	PD515A	PD515A	PD515A	PD515A
Width (mm)	3.91	3.91	3	3	3	3	3.91	3	3.91	4.4	4.4	4.4	4.4	4.4
Length (mm)	4.9	4.9	3	3	3	3	4.9	3	4.9	3	3	3	3	3
Thickness (mm)	1.58	1.58	.97	.97	.97	.97	1.58	.73	1.58	1	1	1	1	1
Pitch (mm)	1.27	1.27	.65	.65	.65	.65	1.27	.5	1.27	.65	.65	.65	.65	.65
Max Height (mm)	1.75	1.75	1.07	1.07	1.07	1.07	1.75	.8	1.75	1.2	1.2	1.2	1.2	1.2
Mechanical Data	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download	Download

Parameters / Models	PCA9515AD	PCA9515ADG4	PCA9515ADGKR	PCA9515ADGKRG4	PCA9515ADGKT	PCA9515ADGKTG4	PCA9515ADR	PCA9515ADRGR	PCA9515ADT	PCA9515APW	PCA9515APWG4	PCA9515APWR	PCA9515APWRG4	PCA9515APWT
Channel Width	2	2	2	2	2	2	2	2	2	2	2	2	2	2
Master Side I2C Bus Capacitance Supported, pF	400	400	400	400	400	400	400	400	400	400	400	400	400	400
Max Frequency, kHz	400	400	400	400	400	400	400	400	400	400	400	400	400	400
Number of Outputs	2	2	2	2	2	2	2	2	2	2	2	2	2	2
Operating Temperature Range, C	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85
Package Group	SOIC	SOIC	SOIC,SON,TSSOP	SOIC,SON,TSSOP	SOIC,SON,TSSOP	SOIC,SON,TSSOP	SOIC	SON	SOIC	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
Slave Side I2C Bus Capacitance Supported, pF	400	400	400	400	400	400	400	400	400	400	400	400	400	400
Special Features	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type	Open-Drain I/O Type
VCC(Max), V	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6
VCC(Min), V	2.3	2.3	2.3	2.3	2.3	2.3	2.3	2.3	2.3	2.3	2.3	2.3	2.3	2.3
fSCLK(Max), MHz	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4

	PCA9515AD	PCA9515ADG4	PCA9515ADGKR	PCA9515ADGKRG4	PCA9515ADGKT	PCA9515ADGKTG4	PCA9515ADR	PCA9515ADRGR	PCA9515ADT	PCA9515APW	PCA9515APWG4	PCA9515APWR	PCA9515APWRG4	PCA9515APWT
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant

Download
Troubleshooting I2C Bus Protocol
PDF, 184 Kb, File published: Oct 19, 2009
When using the I2Cв„ў bus protocol, the designer must ensure that the hardware complies with the I2C standard. This application report describes the I2C protocol and provides guidelines on debugging a missing acknowledgment, selecting the pullup resistors, or meeting the maximum capacitance load of an I2C bus. A conflict occurs if devices sharing the I2C bus have the same slave address. This
Download
Programming Fun Lights With TI's TCA6507
PDF, 109 Kb, File published: Nov 30, 2007
Download
Choosing the Correct I2C Device for New Designs
PDF, 87 Kb, File published: Sep 7, 2016
The I2C bus is a very popular and powerful bus used for communication between a single (or multiple)master and a single (or multiple) slave device. In many applications there is a potential need for moreslave devices on the bus, isolation between similar addressed slaves, or a need for more I/Os. Theseneeds can be solved with an I2C buffer, switch, and I/O expander.The application note h
Download
Maximum Clock Frequency of I2C Bus Using Repeaters
PDF, 116 Kb, File published: May 15, 2015
TCA9617 Maximum Allowed Frequency on I2C Bus Using Repeaters
Download
I2C Bus Pull-Up Resistor Calculation
PDF, 157 Kb, File published: Feb 13, 2015
Download
Understanding the I2C Bus
PDF, 124 Kb, File published: Jun 30, 2015

Series: PCA9515A (14)