Datasheet Texas Instruments 5962-9450801QKA

ManufacturerTexas Instruments
SeriesSN54ABT823
Part Number5962-9450801QKA
Datasheet Texas Instruments 5962-9450801QKA

9-Bit Bus-Interface Flip-Flops With 3-State Outputs 24-CFP -55 to 125

Datasheets

9-Bit Bus-Interface Flip-Flops With 3-State Outputs datasheet
PDF, 655 Kb, Revision: E, File published: May 1, 1997
Extract from the document

Prices

Status

Lifecycle StatusNRND (Not recommended for new designs)
Manufacture's Sample AvailabilityNo

Packaging

Pin242424
Package TypeWWW
Industry STD TermCFPCFPCFP
JEDEC CodeR-GDFP-FR-GDFP-FR-GDFP-F
Package QTY111
CarrierTUBETUBETUBE
Device MarkingSNJ54ABT823WA5962-9450801QK
Width (mm)9.099.099.09
Length (mm)14.3614.3614.36
Thickness (mm)1.721.721.72
Pitch (mm)1.271.271.27
Max Height (mm)2.292.292.29
Mechanical DataDownloadDownloadDownload

Parametrics

3-State OutputYes
Bits9
F @ Nom Voltage(Max)150 Mhz
ICC @ Nom Voltage(Max)38 mA
Input TypeTTL
Operating Temperature Range-55 to 125 C
Output Drive (IOL/IOH)(Max)64/-32 mA
Output TypeTTL
Package GroupLCCC
Package Size: mm2:W x L28LCCC: 131 mm2: 11.43 x 11.43(LCCC) PKG
RatingMilitary
Technology FamilyABT
VCC(Max)5.5 V
VCC(Min)4.5 V
tpd @ Nom Voltage(Max)7.1 ns

Eco Plan

RoHSSee ti.com

Application Notes

  • Quad Flatpack No-Lead Logic Packages (Rev. D)
    PDF, 1.0 Mb, Revision: D, File published: Feb 16, 2004
    Texas Instruments (TI) Quad Flatpack No-lead (QFN) 14/16/20-terminal Pb-free plastic packages meet dimensions specified in JEDEC standard MO-241 allow for board miniaturization and hold several advantages over traditional SOIC SSOP TSSOP and TVSOP packages. The packages are physically smaller have a smaller routing area improved thermal performance and improved electrical parasitics while
  • Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)
    PDF, 528 Kb, Revision: B, File published: Jun 1, 1997
    The purpose of this document is to assist the designers of high-performance digital logic systems in using the advanced BiCMOS technology (ABT) logic family. Detailed electrical characteristics of these bus-interface devices are provided and tables and graphs have been included to compare specific parameters of the ABT family with those of other logic families. In addition typical data is provide
  • Input and Output Characteristics of Digital Integrated Circuits
    PDF, 1.7 Mb, File published: Oct 1, 1996
    This report contains a comprehensive collection of the input and output characteristic curves of typical integrated circuits from various logic families. These curves go beyond the information given in data sheets by providing additional details regarding the characteristics of the components. This knowledge is particularly useful when for example a decision must be made as to which circuit shou
  • Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)
    PDF, 115 Kb, Revision: A, File published: Mar 1, 1997
    Advanced bus-interface logic (ABIL) products processed in submicron advanced BiCMOS technologies (ABT) address the specific end-equipment demands of workstations personal and portable computers and telecommunications markets. This document discusses ABIL as system bus interfaces the merits of ABT its I/O structure packaging and ABT products for end-equipment specific solutions.
  • Understanding Advanced Bus-Interface Products Design Guide
    PDF, 253 Kb, File published: May 1, 1996
  • Power-Up Behavior of Clocked Devices (Rev. A)
    PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
  • TI IBIS File Creation Validation and Distribution Processes
    PDF, 380 Kb, File published: Aug 29, 2002
    The Input/Output Buffer Information Specification (IBIS) also known as ANSI/EIA-656 has become widely accepted among electronic design automation (EDA) vendors semiconductor vendors and system designers as the format for digital electrical interface data. Because IBIS models do not reveal proprietary internal processes or architectural information semiconductor vendors? support for IBIS con
  • Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)
    PDF, 80 Kb, Revision: A, File published: Dec 1, 1996
    This document shows the output skew for the ABT16254 ABT16952 and ABT16500A devices of the TI advanced BiCMOS (ABT) family. The data samples show which output skew is being examined where the data originates and how it is analyzed. Some errors present in the data are discussed. Skew curves at varying temperatures are given for the ABT16240 ABT16245 ABT16952 ABT16500A and ABT16249 devic
  • Live Insertion
    PDF, 150 Kb, File published: Oct 1, 1996
    Many applications require the ability to exchange modules in electronic systems without removing the supply voltage from the module (live insertion). For example an electronic telephone exchange must always remain operational even during module maintenance and repair. To avoid damaging components additional circuitry modifications are necessary. This document describes in detail the phenomena tha
  • Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
    PDF, 209 Kb, File published: May 10, 2002
    Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features
  • Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)
    PDF, 105 Kb, Revision: A, File published: Aug 1, 1997
    The spectrum of bus-interface devices with damping resistors or balanced/light output drive currently offered by various logic vendors is confusing at best. Inconsistencies in naming conventions and methods used for implementation make it difficult to identify the best solution for a given application. This report attempts to clarify the issue by looking at several vendors? approaches and discussi
  • Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
    PDF, 614 Kb, Revision: C, File published: Dec 2, 2015
  • Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
    PDF, 337 Kb, File published: Jul 8, 2004
    Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge
  • Selecting the Right Level Translation Solution (Rev. A)
    PDF, 313 Kb, Revision: A, File published: Jun 22, 2004
    Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
  • Designing With Logic (Rev. C)
    PDF, 186 Kb, Revision: C, File published: Jun 1, 1997
    Data sheets which usually give information on device behavior only under recommended operating conditions may only partially answer engineering questions that arise during the development of systems using logic devices. However information is frequently needed regarding the behavior of the device outside the conditions in the data sheet. Such questions might be:?How does a bus driver behave w
  • Introduction to Logic
    PDF, 93 Kb, File published: Apr 30, 2015
  • Implications of Slow or Floating CMOS Inputs (Rev. D)
    PDF, 260 Kb, Revision: D, File published: Jun 23, 2016

Model Line

Manufacturer's Classification

  • Semiconductors > Space & High Reliability > Logic Products > Flip-Flop/Latch/Registers

Other Names:

59629450801QKA, 5962 9450801QKA