Datasheet Texas Instruments SNJ54LVTH373J
Manufacturer | Texas Instruments |
Series | SN54LVTH373 |
Part Number | SNJ54LVTH373J |
3.3-V ABT Octal Transparent D-type Latches With 3-State Outputs 20-CDIP -55 to 125
Datasheets
SN54LVTH373, SN74LVTH373 datasheet
PDF, 1.3 Mb, Revision: H, File published: Oct 13, 2003
Extract from the document
Prices
Status
Lifecycle Status | Active (Recommended for new designs) |
Manufacture's Sample Availability | No |
Packaging
Pin | 20 | 20 | 20 |
Package Type | J | J | J |
Industry STD Term | CDIP | CDIP | CDIP |
JEDEC Code | R-GDIP-T | R-GDIP-T | R-GDIP-T |
Package QTY | 1 | 1 | 1 |
Carrier | TUBE | TUBE | TUBE |
Device Marking | 5962-9950901QR | SNJ54LVTH373J | A |
Width (mm) | 6.92 | 6.92 | 6.92 |
Length (mm) | 24.2 | 24.2 | 24.2 |
Thickness (mm) | 4.57 | 4.57 | 4.57 |
Pitch (mm) | 2.54 | 2.54 | 2.54 |
Max Height (mm) | 5.08 | 5.08 | 5.08 |
Mechanical Data | Download | Download | Download |
Parametrics
3-State Output | Yes |
Bits | 8 |
F @ Nom Voltage(Max) | 160 Mhz |
ICC @ Nom Voltage(Max) | 5 mA |
Input Type | TTL |
Operating Temperature Range | -55 to 125 C |
Output Drive (IOL/IOH)(Max) | 64/-12 mA |
Output Type | TTL |
Package Group | CDIP |
Package Size: mm2:W x L | See datasheet (CDIP) PKG |
Rating | Military |
Technology Family | LVT |
VCC(Max) | 3.6 V |
VCC(Min) | 2.7 V |
tpd @ Nom Voltage(Max) | 3.9 ns |
Eco Plan
RoHS | See ti.com |
Application Notes
- LVT Family Characteristics (Rev. A)PDF, 98 Kb, Revision: A, File published: Mar 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti - LVT-to-LVTH ConversionPDF, 84 Kb, File published: Dec 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
Model Line
Series: SN54LVTH373 (6)
- 5962-9950901Q2A 5962-9950901QRA 5962-9950901QSA SNJ54LVTH373FK SNJ54LVTH373J SNJ54LVTH373W
Manufacturer's Classification
- Semiconductors > Space & High Reliability > Logic Products > Flip-Flop/Latch/Registers