Datasheet Texas Instruments SN65LVELT22DR
| Manufacturer | Texas Instruments |
| Series | SN65LVELT22 |
| Part Number | SN65LVELT22DR |
3.3V Dual LVTTL to Differential LVPECL Translator 8-SOIC -40 to 85
Datasheets
3.3 V Dual LVTTL to Differential LVPECL Translator datasheet
PDF, 788 Kb, File published: Dec 12, 2008
Extract from the document
Prices
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | No |
Packaging
| Pin | 8 |
| Package Type | D |
| Industry STD Term | SOIC |
| JEDEC Code | R-PDSO-G |
| Package QTY | 2500 |
| Carrier | LARGE T&R |
| Device Marking | LVEL22 |
| Width (mm) | 3.91 |
| Length (mm) | 4.9 |
| Thickness (mm) | 1.58 |
| Pitch (mm) | 1.27 |
| Max Height (mm) | 1.75 |
| Mechanical Data | Download |
Parametrics
| Device Type | Buffer |
| Function | Translator |
| ICC(Max) | 33 mA |
| Input Signal | LVTTL |
| No. of Rx | 2 |
| No. of Tx | 2 |
| Operating Temperature Range | -40 to 85 C |
| Output Signal | LVPECL |
| Package Group | SOIC |
| Package Size: mm2:W x L | 8SOIC: 29 mm2: 6 x 4.9(SOIC) PKG |
| Protocols | PECL |
| Signaling Rate | 3500 Mbps |
Eco Plan
| RoHS | Compliant |
Design Kits & Evaluation Modules
- Evaluation Modules & Boards: SN65LVELT22EVM
SN65LVELT22 Evaluation Module
Lifecycle Status: Preview (Device has been announced but is not in production. Samples may or may not be available)
Model Line
Series: SN65LVELT22 (4)
- SN65LVELT22D SN65LVELT22DGK SN65LVELT22DGKR SN65LVELT22DR
Manufacturer's Classification
- Semiconductors > Interface > LVDS/M-LVDS/PECL > Buffers, Drivers/Receivers and Cross-Points
