Datasheet Texas Instruments SN65LVELT23D
Manufacturer | Texas Instruments |
Series | SN65LVELT23 |
Part Number | SN65LVELT23D |
3.3V Dual Differential LVPECL Buffer to LVTTL Translator 8-SOIC -40 to 85
Datasheets
3.3V Dual Differential LVPECL/LVDS Buffer to LVTTL Translator datasheet
PDF, 809 Kb, Revision: A, File published: Aug 3, 2009
Extract from the document
Prices
Status
Lifecycle Status | Active (Recommended for new designs) |
Manufacture's Sample Availability | Yes |
Packaging
Pin | 8 |
Package Type | D |
Industry STD Term | SOIC |
JEDEC Code | R-PDSO-G |
Package QTY | 75 |
Carrier | TUBE |
Device Marking | LVEL23 |
Width (mm) | 3.91 |
Length (mm) | 4.9 |
Thickness (mm) | 1.58 |
Pitch (mm) | 1.27 |
Max Height (mm) | 1.75 |
Mechanical Data | Download |
Parametrics
Device Type | Buffer |
Function | Translator |
ICC(Max) | 27 mA |
Input Signal | LVPECL,LVDS |
No. of Rx | 2 |
No. of Tx | 2 |
Operating Temperature Range | -40 to 85 C |
Output Signal | LVTTL |
Package Group | SOIC |
Package Size: mm2:W x L | 8SOIC: 29 mm2: 6 x 4.9(SOIC) PKG |
Protocols | PECL |
Signaling Rate | 600 Mbps |
Eco Plan
RoHS | Compliant |
Design Kits & Evaluation Modules
- Evaluation Modules & Boards: SN65LVELT23EVM
SN65LVELT23 Evaluation Module
Lifecycle Status: Preview (Device has been announced but is not in production. Samples may or may not be available)
Model Line
Series: SN65LVELT23 (4)
- SN65LVELT23D SN65LVELT23DGK SN65LVELT23DGKR SN65LVELT23DR
Manufacturer's Classification
- Semiconductors > Interface > LVDS/M-LVDS/PECL > Buffers, Drivers/Receivers and Cross-Points