Datasheet Texas Instruments SN74ABT8646DW

Manufacturer	Texas Instruments
Series	SN74ABT8646
Part Number	SN74ABT8646DW

Scan Test Devices With Octal Bus Transceivers And Registers 28-SOIC -40 to 85

Datasheets

Download

PDF, 591 Kb, Revision: F, File published: Apr 22, 2004

Extract from the document

Prices

Status

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Packaging

Pin	28
Package Type	DW
Industry STD Term	SOIC
JEDEC Code	R-PDSO-G
Package QTY	20
Carrier	TUBE
Device Marking	ABT8646
Width (mm)	7.5
Length (mm)	17.9
Thickness (mm)	2.35
Pitch (mm)	1.27
Max Height (mm)	2.65
Mechanical Data	Download

Parametrics

Bits	8
F @ Nom Voltage(Max)	150 Mhz
ICC @ Nom Voltage(Max)	38 mA
Operating Temperature Range	-40 to 85 C
Output Drive (IOL/IOH)(Max)	64/-32 mA
Package Group	SOIC
Package Size: mm2:W x L	28SOIC: 184 mm2: 10.3 x 17.9(SOIC) PKG
Rating	Catalog
Technology Family	ABT
VCC(Max)	5.5 V
VCC(Min)	4.5 V
Voltage(Nom)	5 V
tpd @ Nom Voltage(Max)	5.8 ns

Eco Plan

RoHS

Compliant

Application Notes

Download
Programming CPLDs Via the 'LVT8986 LASP
PDF, 819 Kb, File published: Nov 1, 2005
This application report summarizes key information required for understanding the 'LVT8986 linking addressable scan ports (LASPs) multidrop addressable IEEE Std 1149.1 (JTAG) test access port (TAP) transceiver. This report includes information about the 'LVT8986 secondary TAPs, bypass and linking shadow protocol, scan-path description languages, serial vector format files, and an example of how to
Download
Quad Flatpack No-Lead Logic Packages (Rev. D)
PDF, 1.0 Mb, Revision: D, File published: Feb 16, 2004
Texas Instruments (TI) Quad Flatpack No-lead (QFN) 14/16/20-terminal Pb-free plastic packages meet dimensions specified in JEDEC standard MO-241 allow for board miniaturization and hold several advantages over traditional SOIC SSOP TSSOP and TVSOP packages. The packages are physically smaller have a smaller routing area improved thermal performance and improved electrical parasitics while
Download
Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)
PDF, 528 Kb, Revision: B, File published: Jun 1, 1997
The purpose of this document is to assist the designers of high-performance digital logic systems in using the advanced BiCMOS technology (ABT) logic family. Detailed electrical characteristics of these bus-interface devices are provided and tables and graphs have been included to compare specific parameters of the ABT family with those of other logic families. In addition typical data is provide
Download
Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)
PDF, 115 Kb, Revision: A, File published: Mar 1, 1997
Advanced bus-interface logic (ABIL) products processed in submicron advanced BiCMOS technologies (ABT) address the specific end-equipment demands of workstations personal and portable computers and telecommunications markets. This document discusses ABIL as system bus interfaces the merits of ABT its I/O structure packaging and ABT products for end-equipment specific solutions.
Download
Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)
PDF, 80 Kb, Revision: A, File published: Dec 1, 1996
This document shows the output skew for the ABT16254 ABT16952 and ABT16500A devices of the TI advanced BiCMOS (ABT) family. The data samples show which output skew is being examined where the data originates and how it is analyzed. Some errors present in the data are discussed. Skew curves at varying temperatures are given for the ABT16240 ABT16245 ABT16952 ABT16500A and ABT16249 devic
Download
Understanding Advanced Bus-Interface Products Design Guide
PDF, 253 Kb, File published: May 1, 1996
Download
Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
PDF, 209 Kb, File published: May 10, 2002
Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features

Model Line

Series: SN74ABT8646 (4)

SN74ABT8646DL SN74ABT8646DLG4 SN74ABT8646DLR SN74ABT8646DW

Manufacturer's Classification

Semiconductors > Logic > Specialty Logic > Boundary Scan (JTAG) Logic