Datasheet Texas Instruments SN74AS286

Manufacturer	Texas Instruments
Series	SN74AS286

9-Bit Parity Generators/Checkers With Bus-Driver Parity I/O Ports

Datasheets

PDF, 297 Kb, Revision: B, File published: Dec 1, 1994

Extract from the document

	SN74AS286D	SN74AS286DR	SN74AS286DRE4	SN74AS286DRG4	SN74AS286N	SN74AS286NE4
Lifecycle Status	Active (Recommended for new designs)	Obsolete (Manufacturer has discontinued the production of the device)	Obsolete (Manufacturer has discontinued the production of the device)	Obsolete (Manufacturer has discontinued the production of the device)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No	No	No	No

	SN74AS286D	SN74AS286DR	SN74AS286DRE4	SN74AS286DRG4	SN74AS286N	SN74AS286NE4
N	1	2	3	4	5	6
Pin	14	14	14	14	14	14
Package Type	D	D	D	D	N	N
Industry STD Term	SOIC	SOIC	SOIC	SOIC	PDIP	PDIP
JEDEC Code	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDIP-T	R-PDIP-T
Package QTY	50				25	25
Carrier	TUBE				TUBE	TUBE
Device Marking	AS286				SN74AS286N	SN74AS286N
Width (mm)	3.91	3.91	3.91	3.91	6.35	6.35
Length (mm)	8.65	8.65	8.65	8.65	19.3	19.3
Thickness (mm)	1.58	1.58	1.58	1.58	3.9	3.9
Pitch (mm)	1.27	1.27	1.27	1.27	2.54	2.54
Max Height (mm)	1.75	1.75	1.75	1.75	5.08	5.08
Mechanical Data	Download	Download	Download	Download	Download	Download

Parameters / Models	SN74AS286D	SN74AS286DR	SN74AS286DRE4	SN74AS286DRG4	SN74AS286N	SN74AS286NE4
Approx. Price (US$)		1.47 \| 1ku	1.47 \| 1ku	1.47 \| 1ku
Bits	1				1	1
Bits(#)		1	1	1
F @ Nom Voltage(Max), Mhz	125				125	125
F @ Nom Voltage(Max)(Mhz)		125	125	125
Function	Parity	Parity	Parity	Parity	Parity	Parity
ICC @ Nom Voltage(Max), mA	50				50	50
ICC @ Nom Voltage(Max)(mA)		50	50	50
Input Type		TTL	TTL	TTL
Operating Temperature Range, C	0 to 70				0 to 70	0 to 70
Operating Temperature Range(C)		0 to 70	0 to 70	0 to 70
Output Drive (IOL/IOH)(Max), mA	48/-15				48/-15	48/-15
Output Drive (IOL/IOH)(Max)(mA)		48/-15	48/-15	48/-15
Output Type		CMOS	CMOS	CMOS
Package Group	SOIC	SOIC	SOIC	SOIC	PDIP	PDIP
Package Size: mm2:W x L, PKG	14SOIC: 52 mm2: 6 x 8.65(SOIC)				See datasheet (PDIP)	See datasheet (PDIP)
Package Size: mm2:W x L (PKG)		See datasheet (PDIP)	See datasheet (PDIP)	See datasheet (PDIP)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger		No	No	No
Technology Family	AS	AS	AS	AS	AS	AS
Type	Other	Other	Other	Other	Other	Other
VCC(Max), V	5.5				5.5	5.5
VCC(Max)(V)		5.5	5.5	5.5
VCC(Min), V	4.5				4.5	4.5
VCC(Min)(V)		4.5	4.5	4.5
Voltage(Nom), V	5				5	5
Voltage(Nom)(V)		5	5	5
tpd @ Nom Voltage(Max), ns	16.5				16.5	16.5
tpd @ Nom Voltage(Max)(ns)		16.5	16.5	16.5

	SN74AS286D	SN74AS286DR	SN74AS286DRE4	SN74AS286DRG4	SN74AS286N	SN74AS286NE4
RoHS	Compliant	Not Compliant	Not Compliant	Not Compliant	Compliant	Compliant
Pb Free	Yes	Yes	No	No	No

Download
Advanced Schottky Load Management
PDF, 277 Kb, File published: Feb 1, 1997
Designers of high-speed systems that include advanced Schottky (AS) devices must consider the operating environment in their work. They must be aware of the individual device characteristics and their interaction with other devices. This document provides a detailed discussion of the waveform characteristics equivalent circuit models transmission line fanout and termination for AS load manageme
Download
Advanced Schottky (ALS and AS) Logic Families
PDF, 1.9 Mb, File published: Aug 1, 1995
This document introduces the advanced Schottky family of clamped TTL integrated circuits (ICs). Detailed electrical characteristics of the 'AS and 'ALS devices with table formats are provided. Guidelines for designing high-performance digital systems using the Advanced Schottky family are given along with a brief summary of the solutions to most design decisions needed to implement systems using t

Series: SN74AS286 (6)