Datasheet Texas Instruments 74GTLPH1645DGGRG4
| Manufacturer | Texas Instruments |
| Series | SN74GTLPH1645 |
| Part Number | 74GTLPH1645DGGRG4 |
16-Bit LVTTL-to-GTLP Adjustable-Edge-Rate Bus Transceiver 56-TSSOP -40 to 85
Datasheets
16-Bit LVTTL-to-GTLP Adjustable-Edge-Rate Bus Transceiver datasheet
PDF, 1.0 Mb, Revision: D, File published: Sep 4, 2001
Extract from the document
Prices
Status
| Lifecycle Status | Active (Recommended for new designs) |
| Manufacture's Sample Availability | Yes |
Packaging
| Pin | 56 |
| Package Type | DGG |
| Industry STD Term | TSSOP |
| JEDEC Code | R-PDSO-G |
| Package QTY | 2000 |
| Carrier | LARGE T&R |
| Device Marking | GTLPH1645 |
| Width (mm) | 6.1 |
| Length (mm) | 14 |
| Thickness (mm) | 1.15 |
| Pitch (mm) | .5 |
| Max Height (mm) | 1.2 |
| Mechanical Data | Download |
Parametrics
| Bits | 16 |
| F @ Nom Voltage(Max) | 175 Mhz |
| ICC @ Nom Voltage(Max) | 40 mA |
| Operating Temperature Range | -40 to 85 C |
| Output Drive (IOL/IOH)(Max) | 100 mA |
| Package Group | TSSOP |
| Package Size: mm2:W x L | 56TSSOP: 113 mm2: 8.1 x 14(TSSOP) PKG |
| Rating | Catalog |
| Schmitt Trigger | No |
| Technology Family | GTLP |
| VCC(Max) | 3.45 V |
| VCC(Min) | 3.15 V |
| Voltage(Nom) | 3.3 V |
| tpd @ Nom Voltage(Max) | 9.4 ns |
Eco Plan
| RoHS | Compliant |
Application Notes
- Texas Instruments GTLP Frequently Asked QuestionsPDF, 496 Kb, File published: Jan 1, 2001
Using a question-and-answer format, advantages of TI?s GTLP devices, particularly for backplane applications, are presented, as well as differences between GTLP and GTL/LVDS devices. Applicable topics include data throughput rates, synchronous clocks, price and alternative sources, bus transceivers, live insertion, power consumption, backplane termination, voltage translation, IBIS and HSPICE mode - Logic in Live-Insertion Applications With a Focus on GTLPPDF, 493 Kb, File published: Jan 14, 2002
Live-insertion capability is an essential part of today?s high-speed data systems because those systems are expected to run continuously without being powered down. This application report delves into the cause and prevention of live-insertion and nanosecond-discontinuity effects, using both simulation and actual test measurements from a specially built GTLP EVM. Hypothetical cases for precharge c - Achieving Maximum Speed on Parallel Buses With Gunning Transceiver Logic (GTLP)PDF, 585 Kb, File published: Apr 5, 2001
This application report compares two approaches for synchronous bus-system designs. The focus of the report is the comparison of a system using central-synchronous system clock (CSSC) with a system operated with a source-synchronous system clock (SSSC).The basic characteristics of lines, key factors that influence the bus line delay, and the impedance of bus lines are described.The theoretical - Fast GTLP Backplanes With the GTLPH1655 (Rev. A)PDF, 1.1 Mb, Revision: A, File published: Sep 19, 2000
This revision of the Fast GTL Backplanes With the GTL1655 application report addresses improvements, such as the improved OECE circuitry and implementation of theTexas Instruments TI-OPCE circuitry, that have been incorporated in the GTLPH1655 device. These improvements significantly improve signal integrity in distributed loads.This application report describes the physical principles of fast - Power-Up 3-State (PU3S) Circuits in TI Standard Logic DevicesPDF, 209 Kb, File published: May 10, 2002
Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features
Model Line
Series: SN74GTLPH1645 (3)
- 74GTLPH1645DGGRG4 SN74GTLPH1645DGGR SN74GTLPH1645DGVR
Manufacturer's Classification
- Semiconductors > Logic > Backplane Logic (GTL/TTL/BTL/ECL Transceiver/Translator)
