Datasheet Texas Instruments SN74LVT573

ManufacturerTexas Instruments
SeriesSN74LVT573
Datasheet Texas Instruments SN74LVT573

3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs

Datasheets

3.3-V ABT Octal Transparent D-Type Latches datasheet
PDF, 1.1 Mb, Revision: D, File published: Jul 1, 1995
Extract from the document

Prices

Status

SN74LVT573DWSN74LVT573PWR
Lifecycle StatusNRND (Not recommended for new designs)NRND (Not recommended for new designs)
Manufacture's Sample AvailabilityNoNo

Packaging

SN74LVT573DWSN74LVT573PWR
N12
Pin2020
Package TypeDWPW
Industry STD TermSOICTSSOP
JEDEC CodeR-PDSO-GR-PDSO-G
Package QTY252000
CarrierTUBELARGE T&R
Device MarkingLVT573LX573
Width (mm)7.54.4
Length (mm)12.86.5
Thickness (mm)2.351
Pitch (mm)1.27.65
Max Height (mm)2.651.2
Mechanical DataDownloadDownload

Eco Plan

SN74LVT573DWSN74LVT573PWR
RoHSCompliantCompliant

Application Notes

  • LVT Family Characteristics (Rev. A)
    PDF, 98 Kb, Revision: A, File published: Mar 1, 1998
    To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
  • LVT-to-LVTH Conversion
    PDF, 84 Kb, File published: Dec 8, 1998
    Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.

Model Line

Series: SN74LVT573 (2)

Manufacturer's Classification

  • Semiconductors> Logic> Flip-Flop/Latch/Register> D-Type Latch