Datasheet Texas Instruments THS5671A

Manufacturer	Texas Instruments
Series	THS5671A

14-Bit, 125-MSPS Digital-to-Analog Converter (DAC)

Datasheets

PDF, 1.0 Mb, Revision: A, File published: Sep 25, 2002

Extract from the document

PDF, 1.0 Mb, Revision: A, File published: Sep 25, 2002

	THS5671AIDW	THS5671AIPW	THS5671AIPWG4	THS5671AIPWR	THS5671AIPWRG4
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Obsolete (Manufacturer has discontinued the production of the device)	Obsolete (Manufacturer has discontinued the production of the device)
Manufacture's Sample Availability	No	No	No	No	No

	THS5671AIDW	THS5671AIPW	THS5671AIPWG4	THS5671AIPWR	THS5671AIPWRG4
N	1	2	3	4	5
Pin	28	28	28	28	28
Package Type	DW	PW	PW	PW	PW
Industry STD Term	SOIC	TSSOP	TSSOP	TSSOP	TSSOP
JEDEC Code	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	20	50	50
Carrier	TUBE	TUBE	TUBE
Device Marking	THS5671AI	TJ5671A	TJ5671A
Width (mm)	7.5	4.4	4.4	4.4	4.4
Length (mm)	17.9	9.7	9.7	9.7	9.7
Thickness (mm)	2.35	1	1	1	1
Pitch (mm)	1.27	.65	.65	.65	.65
Max Height (mm)	2.65	1.2	1.2	1.2	1.2
Mechanical Data	Download	Download	Download	Download	Download

Parameters / Models	THS5671AIDW	THS5671AIPW	THS5671AIPWG4	THS5671AIPWR	THS5671AIPWRG4
Approx. Price (US$)			9.83 \| 1ku	9.83 \| 1ku	9.83 \| 1ku
Architecture	Current Source	Current Source	Current Source	Current Source	Current Source
DAC Channels	1	1
DAC: Channels			1	1	1
Interface	Parallel CMOS	Parallel CMOS	Parallel CMOS	Parallel CMOS	Parallel CMOS
Interpolation	1x	1x
Operating Temperature Range, C	-40 to 85	-40 to 85
Operating Temperature Range(C)			-40 to 85	-40 to 85	-40 to 85
Package Group	SOIC	TSSOP	TSSOP	TSSOP	TSSOP
Package Size(mm2=WxL)			28TSSOP: 62 mm2: 6.4 x 9.7
Package Size: mm2:W x L, PKG	28SOIC: 184 mm2: 10.3 x 17.9(SOIC)	28TSSOP: 62 mm2: 6.4 x 9.7(TSSOP)
Package Size: mm2:W x L (PKG)				28TSSOP: 62 mm2: 6.4 x 9.7(TSSOP)	28TSSOP: 62 mm2: 6.4 x 9.7(TSSOP)
Power Consumption(Typ), mW	175	175
Power Consumption(Typ)(mW)			175	175	175
Rating	Catalog	Catalog	Catalog	Catalog	Catalog
Resolution, Bits	14	14
Resolution(Bits)			14	14	14
SFDR, dB	66	66
SFDR(dB)			75	75	75
Sample / Update Rate, MSPS	125	125
Sample / Update Rate(MSPS)			125	125	125
Settling Time(?s)			0.035

	THS5671AIDW	THS5671AIPW	THS5671AIPWG4	THS5671AIPWR	THS5671AIPWRG4
RoHS	Compliant	Compliant	Compliant	Not Compliant	Not Compliant
Pb Free	Yes	No	No

Download
Wideband Complementary Current Output DAC Single-Ended Interface
PDF, 597 Kb, File published: Jun 21, 2005
High-speed digital-to-analog converters (DACs) most often use a transformer-coupled output stage. In applications where this configuration is not practical, a single op ampdifferential to single-ended stage has often been used. This application note steps through the exact design equations required to achieve gain matching from each output as well as a matched input impedance to each of the DA
Download
Noise Analysis for High Speed Op Amps (Rev. A)
PDF, 256 Kb, Revision: A, File published: Jan 17, 2005
As system bandwidths have increased an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not however particularly comfortable with the calculations required to predict the total noise for an op amp or in the conversions between the different descriptions of noise. Considerable inconsistency between manufactu

Series: THS5671A (5)

Semiconductors> Data Converters> Digital-to-Analog Converters (DACs)> High Speed DACs (>10MSPS)