Datasheet Texas Instruments TLV320ADC3001
Manufacturer | Texas Instruments |
Series | TLV320ADC3001 |
92dB SNR Low-Power Stereo ADC (ADC3001)
Datasheets
TLV320ADC3001 Low-Power Stereo ADC With Embedded miniDSP for Wireless Handsets and Portable Audio datasheet
PDF, 1.4 Mb, Revision: D, File published: Aug 31, 2015
Extract from the document
Prices
Status
TLV320ADC3001IYZHR | TLV320ADC3001IYZHT | |
---|---|---|
Lifecycle Status | Active (Recommended for new designs) | Active (Recommended for new designs) |
Manufacture's Sample Availability | Yes | No |
Packaging
TLV320ADC3001IYZHR | TLV320ADC3001IYZHT | |
---|---|---|
N | 1 | 2 |
Pin | 16 | 16 |
Package Type | YZH | YZH |
Industry STD Term | DSBGA | DSBGA |
JEDEC Code | S-XBGA-N | S-XBGA-N |
Package QTY | 3000 | 250 |
Carrier | LARGE T&R | SMALL T&R |
Device Marking | ADC3001 | ADC3001 |
Thickness (mm) | .48 | .48 |
Pitch (mm) | .5 | .5 |
Max Height (mm) | .625 | .625 |
Mechanical Data | Download | Download |
Parametrics
Parameters / Models | TLV320ADC3001IYZHR | TLV320ADC3001IYZHT |
---|---|---|
ADC Channels | 2 | 2 |
ADC SNR(Typ), dB | 92 | 92 |
Additional Features | Low-latency IIR linear-phase FIR filters,Analog Mic support | Low-latency IIR linear-phase FIR filters,Analog Mic support |
Analog Inputs | 3 | 3 |
Control Interface | I2C | I2C |
Digital Audio Interface | L,R,I2S,DSP,TDM,PCM | L,R,I2S,DSP,TDM,PCM |
Package Size: mm2:W x L, PKG | See datasheet (DSBGA) | See datasheet (DSBGA) |
Sampling Rate(Max), kHz | 96 | 96 |
Eco Plan
TLV320ADC3001IYZHR | TLV320ADC3001IYZHT | |
---|---|---|
RoHS | Compliant | Compliant |
Application Notes
- Coefficient RAM Access Mechanisms.. (Rev. D)PDF, 140 Kb, Revision: D, File published: Jan 25, 2012
- Interfacing an I2S Device to an MSP430 Device (Rev. A)PDF, 72 Kb, Revision: A, File published: Mar 22, 2010
The MSP430 series of microprocessors are fast powerful devices ideally suited for use with the various wireless transceivers offered by Texas Instruments. In streaming audio applications, however, it is desirable that the microprocessor support an audio bus to allow for interconnection to an audio CODEC. This application note describes how to create an I2S-like bus (left-justified mode) from an SP - Audio Serial Interface Configurations for Audio CodecsPDF, 70 Kb, File published: Sep 22, 2010
An audio serial interface (ASI) provides a means to transfer non-buffered audio data between processors and/or audio converters. These data are typically encoded in PCM twos complement format, although other format variations may be possible to achieve companding for lower data rate transfers. Audio converters based on the delta-sigma (О”ОЈ) architecture require an internal master clock
Model Line
Series: TLV320ADC3001 (2)
Manufacturer's Classification
- Semiconductors> Audio> Audio Converters> Audio ADC