Datasheet Texas Instruments TMS320TCI6484

Datasheets

Prices

Status

Packaging

Eco Plan

Application Notes

• Download
  TI Accelerates Femtocell Deployments with DSP Solution
  PDF, 192 Kb, File published: Nov 24, 2008
• Download
  TMS320TCI6484 Power Consumption Summary (Rev. A)
  PDF, 180 Kb, Revision: A, File published: Mar 25, 2011
  This document discusses the power consumption of the Texas Instruments TMS320C6484 digital signal processor (DSP). The power consumption of the device is highly application-dependent. Therefore, a power spreadsheet that estimates power consumption is provided along with this application report. This spreadsheet can be used to model power consumption for user applications such as power supply desig
• Download
  TMS320TCI6484 Memory Access Performance
  PDF, 355 Kb, File published: Jun 30, 2009
  The TMS320TCI6484 has 32KB L1D SRAM, 32KB L1P SRAM and 2MB L2 SRAM. A 32-bit 667MHz DDR2 SDRAM interface is provided on the DSP to support up to 512MB of external memory.Memory access performance is very critical for software running on the DSP. On the TCI6484 DSP, all the memories can be accessed by DSP cores and multiple DMA masters.The DSP core is capable of performing up to 128 bits
• Download
  TMS320C6457/TMS320TCI6484/TMS320TCI6487/88 DDR2 Implementation Guidelines (Rev. D)
  PDF, 139 Kb, Revision: D, File published: Jan 28, 2010
  This document provides implementation instructions for the DDR2 interface contained on the C6457/TCI6484/TCI6487/88 DSP.
• Download
  TMS320TCI6484 and TMS320C6457 SERDES Implementation Guidelines (Rev. A)
  PDF, 245 Kb, Revision: A, File published: Oct 8, 2009
  This document contains implementation instructions for the two serializer/deserializer-based interfaces (SerDes) on the TMS320TCI6484 and TMS320C6457 DSP devices:Serial RapidIOВ® (SRIO)Serial Gigabit Media Independent Interface (SGMII)
• Download
  TMS320TCI6484 and TMS320C6457 DSPs Hardware Design Guide (Rev. B)
  PDF, 648 Kb, Revision: B, File published: Oct 8, 2009
  This application note describes hardware system design considerations for the TMS320TCI6484 and TMS320C6457 DSPs.
• Download
  Tuning VCP2 and TCP2 Bit Error Rate Performance
  PDF, 293 Kb, File published: Feb 11, 2011
  In most customer applications, a high level of decoding bit error rate (BER) performance is required. Since Convolutional codes and Turbo codes are widely used in wireless communication systems, TI DSPs integrate two high-performance embedded coprocessors (enhanced Viterbi decoder coprocessor and enhanced Turbo decoder coprocessor) that significantly speed up channel-decoding operations on-chip.
• Download
  Error Detection and Correction Mechanism of TMS320C64x+/C674x (Rev. A)
  PDF, 80 Kb, Revision: A, File published: Jul 19, 2013
  This application report describes the error detection and correction mechanism of the C64x+/C674x megamodule L1P and L2 memories implemented on some devices. Depending on the type of application, these mechanisms are used to either provide diagnostic measures to detect faults in the memory that could lead to unacceptable risk for the user or to increase the availability of the system.
• Download
  TMS320C64x to TMS320C64x+ CPU Migration Guide (Rev. A)
  PDF, 310 Kb, Revision: A, File published: Oct 20, 2005
  This document describes migration from the Texas Instruments TMS320C64xв„ў digital signal processor (DSP) to the TMS320C64x+в„ў DSP. The objective of this document is to indicate differences between the two cores and to briefly describe new features. Functionality in the devices that is identical is not included. For detailed information about either device, see the TMS320C64x/C64x+ DSP

Model Line

Manufacturer's Classification

• Semiconductors> Processors> Other Processors