Datasheet Microchip TN2124

ManufacturerMicrochip
SeriesTN2124

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and well-proven, silicon-gate manufacturing process

Datasheets

TN2124 Datasheet - N-Channel Enhancement-Mode Vertical DMOS FET
PDF, 723 Kb, Revision: 06-27-2014
Extract from the document

Prices

Status

TN2124K1-G
Lifecycle StatusProduction (Appropriate for new designs but newer alternatives may exist)

Packaging

TN2124K1-G
N1
PackageSOT-23
Pins3

Parametrics

Parameters / ModelsTN2124K1-G
BVdss min, V240
CISSmax, pF50
Operating Temperature Range, °C-55 to +150
Rds, on) max15
Vgs(th) max, V2.0

Eco Plan

TN2124K1-G
RoHSCompliant

Model Line

Series: TN2124 (1)