Datasheet Microchip VN3205

ManufacturerMicrochip
SeriesVN3205

This enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and well-proven silicon-gate manufacturing process

Datasheets

VN3205 Datasheet - N-Channel Enhancement-Mode Vertical DMOS FET
PDF, 713 Kb, Revision: 06-22-2014
Extract from the document

Prices

Status

VN3205N3-GVN3205N3-G-P002VN3205N8-G
Lifecycle StatusProduction (Appropriate for new designs but newer alternatives may exist)Production (Appropriate for new designs but newer alternatives may exist)Production (Appropriate for new designs but newer alternatives may exist)

Packaging

VN3205N3-GVN3205N3-G-P002VN3205N8-G
N123
PackageTO-92TO-92SOT-89
Pins333

Parametrics

Parameters / ModelsVN3205N3-GVN3205N3-G-P002VN3205N8-G
BVdss min, V505050
CISSmax, pF300300300
Operating Temperature Range, °C-55 to +150-55 to +150-55 to +150
Rds, on) max0.30.30.3
Vgs(th) max, V2.42.42.4

Eco Plan

VN3205N3-GVN3205N3-G-P002VN3205N8-G
RoHSCompliantCompliantCompliant

Model Line