Datasheet Microchip TP0604

ManufacturerMicrochip
SeriesTP0604

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and well-proven, silicon-gate manufacturing process

Datasheets

TP0604 Datasheet - P-Channel Enhancement-Mode Vertical DMOS FET
PDF, 642 Kb, Revision: 06-22-2014
Extract from the document

Prices

Status

TP0604N3-GTP0606N3-GTP0606N3-G-P002TP0606N3-G-P003
Lifecycle StatusProduction (Appropriate for new designs but newer alternatives may exist)Production (Appropriate for new designs but newer alternatives may exist)Production (Appropriate for new designs but newer alternatives may exist)Production (Appropriate for new designs but newer alternatives may exist)

Packaging

TP0604N3-GTP0606N3-GTP0606N3-G-P002TP0606N3-G-P003
N1234
PackageTO-92TO-92TO-92TO-92
Pins3333

Parametrics

Parameters / ModelsTP0604N3-GTP0606N3-GTP0606N3-G-P002TP0606N3-G-P003
BVdss min, V-40-40-40-40
CISSmax, pF150150150150
Operating Temperature Range, °C-55 to +150-55 to +150-55 to +150-55 to +150
Rds, on) max2222
Vgs(th) max, V-2.4-2.4-2.4-2.4

Eco Plan

TP0604N3-GTP0606N3-GTP0606N3-G-P002TP0606N3-G-P003
RoHSCompliant

Model Line