Datasheet Microchip VP3203

ManufacturerMicrochip
SeriesVP3203

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and well-proven, silicon-gate manufacturing process

Datasheets

VP3203 Datasheet - P-Channel Enhancement-Mode Vertical DMOS FET
PDF, 714 Kb, Revision: 06-27-2014
Extract from the document

Prices

Status

VP3203N3-GVP3203N8-G
Lifecycle StatusProduction (Appropriate for new designs but newer alternatives may exist)Production (Appropriate for new designs but newer alternatives may exist)

Packaging

VP3203N3-GVP3203N8-G
N12
PackageTO-92SOT-89
Pins33

Parametrics

Parameters / ModelsVP3203N3-GVP3203N8-G
BVdss min, V-30-30
CISSmax, pF300300
Operating Temperature Range, °C-55 to +150-55 to +150
Rds, on) max0.60.6
Vgs(th) max, V-3.5-3.5

Eco Plan

VP3203N3-GVP3203N8-G
RoHSCompliantCompliant

Model Line

Series: VP3203 (2)