Datasheet Texas Instruments CD74ACT74E

Dual Positive-Edge-Triggered D-Type Flip-Flops with Set and Reset 14-PDIP -55 to 125

Datasheets

PDF, 986 Kb, File published: Dec 5, 2002

Extract from the document

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

3-State Output	No
Bits	2
F @ Nom Voltage(Max)	90 Mhz
ICC @ Nom Voltage(Max)	0.04 mA
Operating Temperature Range	-55 to 125 C
Output Drive (IOL/IOH)(Max)	24/-24 mA
Package Group	PDIP
Package Size: mm2:W x L	See datasheet (PDIP) PKG
Rating	Catalog
Schmitt Trigger	No
Technology Family	ACT
VCC(Max)	5.5 V
VCC(Min)	1.5 V
Voltage(Nom)	5 V
tpd @ Nom Voltage(Max)	8.6 ns

RoHS	Compliant
Pb Free	Yes

Download
Selecting the Right Level Translation Solution (Rev. A)
PDF, 313 Kb, Revision: A, File published: Jun 22, 2004
Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
Download
Power-Up Behavior of Clocked Devices (Rev. A)
PDF, 34 Kb, Revision: A, File published: Feb 6, 2015
Download
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, File published: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Series: CD74ACT74 (6)

CD74ACT74E CD74ACT74M CD74ACT74M96 CD74ACT74M96E4 CD74ACT74M96G4 CD74ACT74ME4