Datasheet Diodes PI6CB33201
Manufacturer | Diodes |
Series | PI6CB33201 |
Pci Express (pcie) Clock Buffers
Datasheets
Very-Low-Power Two-Output PCIe Clock Buffer With On-Chip Termination
Prices
Detailed Description
The PI6CB33201 is a two-output very-low-power PCIe Gen1/ Gen2/Gen3/Gen4/Gen5 clock buffer.
It takes a reference input to
fanout two 100MHz low-power differential HCSL outputs with on-chip terminations. The on-chip termination can save eight
external resistors and make layout easier. Individual OE pin for each output provides easier power management.
It uses Diodes proprietary PLL design to achieve very-low jitter that meets PCIe Gen1/Gen2/Gen3/Gen4/Gen5 requirements.
Other than PCIe 100MHz support, this device also support Ethernet application with 50MHz, 125MHz, and 133.33MHz via
SMBus. It provides various options such as different slew rate and amplitude through SMBUS, so users can configure the device easily to get the optimized performance for their individual boards.
Packaging
PI6CB33201ZDIEX | PI6CB33201ZDIEX-13R | |
---|---|---|
N | 1 | 2 |
Package | TQFN (ZD24) MSL1 Sn | TQFN (ZD24) MSL1 Sn |
Parametrics
Parameters / Models | PI6CB33201ZDIEX | PI6CB33201ZDIEX-13R |
---|---|---|
Function | Buffer | Buffer |
Input Type(s) | HCSL | HCSL |
Jitter | 0.05 | 0.05 |
Number of Outputs | 2 | 2 |
Output Frequency | 100MHz, 125MHz, 133.33MHz, 156.25MHz | 100MHz, 125MHz, 133.33MHz, 156.25MHz |
Output Type(s) | HCSL | HCSL |
Skew | 50 | 50 |
Supply Voltage | 3.3 | 3.3 |
Temperature | - 40 to 85C | - 40 to 85C |
Model Line
Manufacturer's Classification
- Connectivity & Timing > Clock ICs > Application Specific Clocks > PCI Express (PCIe) Clock Buffers