Datasheet LTC1852, LTC1853 (Analog Devices) - 9

ManufacturerAnalog Devices
Description8-Channel, 10-Bit/12-Bit, 400ksps, Low Power, Sampling ADCs
Pages / Page24 / 9 — PIN FUNCTIONS. NOMINAL (V). ABSOLUTE MAXIMUM (M). PIN. NAME. DESCRIPTION. …
File Format / SizePDF / 246 Kb
Document LanguageEnglish

PIN FUNCTIONS. NOMINAL (V). ABSOLUTE MAXIMUM (M). PIN. NAME. DESCRIPTION. MIN. TYP. MAX

PIN FUNCTIONS NOMINAL (V) ABSOLUTE MAXIMUM (M) PIN NAME DESCRIPTION MIN TYP MAX

Model Line for this Datasheet

Text Version of Document

LTC1852/LTC1853
PIN FUNCTIONS NOMINAL (V) ABSOLUTE MAXIMUM (M) PIN NAME DESCRIPTION MIN TYP MAX MIN MAX
1 to 8 CH0 to CH7 Analog Inputs 0 VDD –0.3 VDD + 0.3 9 COM Analog Input Common Pin 0 VDD –0.3 VDD + 0.3 10 REFOUT 2.5V Reference Output 2.5 –0.3 VDD + 0.3 11 REFIN Reference Buffer Input 0 2.5 VDD –0.3 VDD + 0.3 12 REFCOMP Reference Buffer Output 4.096 –0.3 VDD + 0.3 13 GND Ground 0 –0.3 VDD + 0.3 14 VDD Positive Supply 2.7 5 5.5 –0.3 6 15 VDD Positive Supply 2.7 5 5.5 –0.3 6 16 GND Ground 0 –0.3 VDD + 0.3 17 DIFFOUT/S6 Single-Ended/Differential Output OGND 0VDD –0.3 VDD + 0.3 18 A2OUT/S5 MUX Address Output OGND 0VDD –0.3 VDD + 0.3 19 A1OUT/S4 MUX Address Output OGND 0VDD –0.3 VDD + 0.3 20 A0OUT/S3 MUX Address Output OGND 0VDD –0.3 VDD + 0.3 21 D9/S2 (LTC1852) Data Output OGND 0VDD –0.3 VDD + 0.3 21 D11/S2 (LTC1853) Data Output OGND 0VDD –0.3 VDD + 0.3 22 D8/S1 (LTC1852) Data Output OGND 0VDD –0.3 VDD + 0.3 22 D10/S1 (LTC1853) Data Output OGND 0VDD –0.3 VDD + 0.3 23 D7/S0 (LTC1852) Data Output OGND 0VDD –0.3 VDD + 0.3 23 D9/S0 (LTC1853) Data Output OGND 0VDD –0.3 VDD + 0.3 24 to 30 D6 to D0 (LTC1852) Data Outputs OGND 0VDD –0.3 VDD + 0.3 24 to 32 D8 to D0 (LTC1853) Data Outputs OGND 0VDD –0.3 VDD + 0.3 31 to 32 NC (LTC1852) No Connect 33 BUSY Converter Busy Output OGND 0VDD –0.3 VDD + 0.3 34 OGND Output Ground 0 –0.3 VDD + 0.3 35 OVDD Output Supply 2.7 5 5.5 –0.3 6 36 M0 Mode Select Pin 0 0 VDD –0.3 6 37 PGA Gain Select Input 0 VDD –0.3 6 38 UNI/BIP Unipolar/Bipolar Input 0 VDD –0.3 6 39 to 41 A0 to A2 MUX Address Inputs 0 VDD –0.3 6 42 DIFF Single-Ended/Differential Input 0 VDD –0.3 6 43 WR Write Input, Active Low 0 VDD –0.3 6 44 RD Read Input, Active Low 0 VDD –0.3 6 45 CONVST Conversion Start Input, Active Low 0 VDD –0.3 6 46 CS Chip Select Input, Active Low 0 VDD –0.3 6 47 SHDN Shutdown Input, Active Low 0 VDD –0.3 6 48 M1 Mode Select Pin 1 0 VDD –0.3 6 18523fa 9