Datasheet LTC2262-12 (Analog Devices) - 8
Manufacturer | Analog Devices |
Description | 12-Bit, 150Msps Ultralow Power 1.8V ADC |
Pages / Page | 28 / 8 — TIMING DIAGRAMS. Double Data Rate CMOS Output Mode Timing. All Outputs … |
File Format / Size | PDF / 546 Kb |
Document Language | English |
TIMING DIAGRAMS. Double Data Rate CMOS Output Mode Timing. All Outputs Are Single-Ended and Have CMOS Levels
Model Line for this Datasheet
Text Version of Document
LTC2262-12
TIMING DIAGRAMS Double Data Rate CMOS Output Mode Timing All Outputs Are Single-Ended and Have CMOS Levels
tAP ANALOG N N + 2 N + 4 INPUT N + 3 tH N + 1 tL ENC– ENC+ tD tD D0_1 D0N-5 D1N-5 D0N-4 D1N-4 D0N-3 D1N-3 D0N-2 D1N-2 ••• D10_11 D10N-5 D11N-5 D10N-4 D11N-4 D10N-3 D11N-3 D10N-2 D11N-2 OF OFN-5 OFN-4 OFN-3 OFN-2 tC tC CLKOUT+ CLKOUT– 226212 TD02
Double Data Rate LVDS Output Mode Timing All Outputs Are Differential and Have LVDS Levels
tAP ANALOG N N + 2 N + 4 INPUT N + 3 tH N + 1 tL ENC– ENC+ tD tD D0_1+ D0N-5 D1N-5 D0N-4 D1N-4 D0N-3 D1N-3 D0N-2 D1N-2 D0_1– ••• D10_11+ D10N-5 D11N-5 D10N-4 D11N-4 D10N-3 D11N-3 D10N-2 D11N-2 D10_11– OF+ OFN-5 OFN-4 OFN-3 OFN-3 OF– tC tC CLKOUT+ CLKOUT– 226212 TD03 226212fc 8 For more information www.linear.com/LTC2262-12 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Pin Configuration Typical Performance Characteristics Pin Functions Block Diagram Applications Information Related Parts