Datasheet LTC2268-14, LTC2267-14, LTC2266-14 (Analog Devices) - 7
| Manufacturer | Analog Devices |
| Description | 14-Bit, 125Msps Low Power Dual ADCs |
| Pages / Page | 32 / 7 — TiMing DiagraMs. 2-Lane Output Mode, 16-Bit Serialization*. 2-Lane Output … |
| File Format / Size | PDF / 700 Kb |
| Document Language | English |
TiMing DiagraMs. 2-Lane Output Mode, 16-Bit Serialization*. 2-Lane Output Mode, 14-Bit Serialization
Model Line for this Datasheet
- LTC2266CUJ-14#PBF LTC2266CUJ-14#PBF LTC2266CUJ-14#TRPBF LTC2266CUJ-14#TRPBF LTC2266IUJ-14#PBF LTC2266IUJ-14#PBF LTC2266IUJ-14#TRPBF LTC2266IUJ-14#TRPBF
Text Version of Document
LTC2268-14/ LTC2267-14/LTC2266-14
TiMing DiagraMs 2-Lane Output Mode, 16-Bit Serialization*
tAP N + 1 ANALOG INPUT N tENCH tENCL ENC– ENC+ tSER DCO– DCO+ t t DATA tSER FRAME FR– FR+ tPD tSER OUT#A– D5 D3 D1 0 D13 D11 D9 D7 D5 D3 D1 0 D13 D11 D9 OUT#A+ OUT#B– D4 D2 D0 0 D12 D10 D8 D6 D4 D2 D0 0 D12 D10 D8 OUT#B+ SAMPLE N-6 SAMPLE N-5 SAMPLE N-4 226814 TD01 *SEE THE DIGITAL OUTPUTS SECTION
2-Lane Output Mode, 14-Bit Serialization
tAP ANALOG N + 2 N + 1 INPUT N tENCH tENCL ENC– ENC+ tSER DCO– DCO+ t t DATA tSER FRAME FR– FR+ tPD tSER OUT#A– D7 D5 D3 D1 D13 D11 D9 D7 D5 D3 D1 D13 D11 D9 D7 D5 D3 D1 D13 D11 D9 OUT#A+ OUT#B– D6 D4 D2 D0 D12 D10 D8 D6 D4 D2 D0 D12 D10 D8 D6 D4 D2 D0 D12 D10 D8 OUT#B+ SAMPLE N-6 SAMPLE N-5 SAMPLE N-4 SAMPLE N-3 226814 TD02 NOTE THAT IN THIS MODE, FR+/FR– HAS TWO TIMES THE PERIOD OF ENC+/ENC– 22687614fa 7 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Pin Configuration Order Information Converter Characteristics Analog Input Digital Accuracy Internal Reference Characteristics Digital Inputs and Outputs Power Requirements Timing Characteristics Electrical Characteristics Timing Diagrams Typical perForMance Characteristics Pin Functions Block Diagram Applications Information Typical Applications Package Description Revision History Related Parts
TiMing DiagraMs 2-Lane Output Mode, 16-Bit Serialization*
tAP N + 1 ANALOG INPUT N tENCH tENCL ENC– ENC+ tSER DCO– DCO+ t t DATA tSER FRAME FR– FR+ tPD tSER OUT#A– D5 D3 D1 0 D13 D11 D9 D7 D5 D3 D1 0 D13 D11 D9 OUT#A+ OUT#B– D4 D2 D0 0 D12 D10 D8 D6 D4 D2 D0 0 D12 D10 D8 OUT#B+ SAMPLE N-6 SAMPLE N-5 SAMPLE N-4 226814 TD01 *SEE THE DIGITAL OUTPUTS SECTION
2-Lane Output Mode, 14-Bit Serialization
tAP ANALOG N + 2 N + 1 INPUT N tENCH tENCL ENC– ENC+ tSER DCO– DCO+ t t DATA tSER FRAME FR– FR+ tPD tSER OUT#A– D7 D5 D3 D1 D13 D11 D9 D7 D5 D3 D1 D13 D11 D9 D7 D5 D3 D1 D13 D11 D9 OUT#A+ OUT#B– D6 D4 D2 D0 D12 D10 D8 D6 D4 D2 D0 D12 D10 D8 D6 D4 D2 D0 D12 D10 D8 OUT#B+ SAMPLE N-6 SAMPLE N-5 SAMPLE N-4 SAMPLE N-3 226814 TD02 NOTE THAT IN THIS MODE, FR+/FR– HAS TWO TIMES THE PERIOD OF ENC+/ENC– 22687614fa 7 Document Outline Features Description Applications Typical Application Absolute Maximum Ratings Pin Configuration Order Information Converter Characteristics Analog Input Digital Accuracy Internal Reference Characteristics Digital Inputs and Outputs Power Requirements Timing Characteristics Electrical Characteristics Timing Diagrams Typical perForMance Characteristics Pin Functions Block Diagram Applications Information Typical Applications Package Description Revision History Related Parts
