Datasheet LTC2391-16 (Analog Devices) - 10
| Manufacturer | Analog Devices |
| Description | 16-Bit, 250ksps SAR ADC with 94dB SNR |
| Pages / Page | 24 / 10 — FUNCTIONAL BLOCK DIAGRAM. TIMING DIAGRAMS. Conversion Timing Using the … |
| File Format / Size | PDF / 229 Kb |
| Document Language | English |
FUNCTIONAL BLOCK DIAGRAM. TIMING DIAGRAMS. Conversion Timing Using the Parallel Interface
Model Line for this Datasheet
Text Version of Document
LTC2391-16
FUNCTIONAL BLOCK DIAGRAM
LTC2391-16 AVP DVP OVP 16-BIT OR TWO BYTE SDIN IN+ SDOUT PARALLEL/ 16-BIT SAMPLING ADC 16-BIT SERIAL SCLK IN– INTERFACE CS 1x BUFFER RD REFIN SER/PAR BYTESWAP OB/2C REFOUT 4.096V CONTROL LOGIC BUSY VCM REFERENCE REFSENSE CNVST PD RESET GND OGND 239116BD
TIMING DIAGRAMS Conversion Timing Using the Parallel Interface
CS, RD = 0 CNVST ACQUIRE BUSY CONVERT D[15:0] PREVIOUS CONVERSION CURRENT CONVERSION 239116 TD01
Conversion Timing Using the Serial Interface
CS, RD = 0 CNVST ACQUIRE BUSY CONVERT SCLK D14 D12 D10 D8 D6 D4 D2 D0 SDOUT 239116 TD02 D15 D13 D11 D9 D7 D5 D3 D1 239116fa 10
FUNCTIONAL BLOCK DIAGRAM
LTC2391-16 AVP DVP OVP 16-BIT OR TWO BYTE SDIN IN+ SDOUT PARALLEL/ 16-BIT SAMPLING ADC 16-BIT SERIAL SCLK IN– INTERFACE CS 1x BUFFER RD REFIN SER/PAR BYTESWAP OB/2C REFOUT 4.096V CONTROL LOGIC BUSY VCM REFERENCE REFSENSE CNVST PD RESET GND OGND 239116BD
TIMING DIAGRAMS Conversion Timing Using the Parallel Interface
CS, RD = 0 CNVST ACQUIRE BUSY CONVERT D[15:0] PREVIOUS CONVERSION CURRENT CONVERSION 239116 TD01
Conversion Timing Using the Serial Interface
CS, RD = 0 CNVST ACQUIRE BUSY CONVERT SCLK D14 D12 D10 D8 D6 D4 D2 D0 SDOUT 239116 TD02 D15 D13 D11 D9 D7 D5 D3 D1 239116fa 10
