Datasheet AD7177-2 (Analog Devices) - 5
| Manufacturer | Analog Devices |
| Description | 32-Bit, 10 kSPS, Sigma-Delta ADC with 100 µs Settling and True Rail-to-Rail Buffers |
| Pages / Page | 61 / 5 — AD7177-2. Data Sheet. SPECIFICATIONS. Table 1. Parameter. Test … |
| Revision | B |
| File Format / Size | PDF / 1.0 Mb |
| Document Language | English |
AD7177-2. Data Sheet. SPECIFICATIONS. Table 1. Parameter. Test Conditions/Comments. Min. Typ. Max. Unit
Model Line for this Datasheet
Text Version of Document
link to page 32 link to page 35 link to page 32 link to page 35 link to page 35 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8
AD7177-2 Data Sheet SPECIFICATIONS
AVDD1 = 4.5 V to 5.5 V, AVDD2 = 2 V to 5.5 V, IOVDD = 2 V to 5.5 V, AVSS = DGND = 0 V, REF+ = 2.5 V, REF− = AVSS, internal master clock (MCLK) = 16 MHz, TA = TMIN to TMAX (−40°C to +105°C), unless otherwise noted.
Table 1. Parameter Test Conditions/Comments Min Typ Max Unit
ADC SPEED AND PERFORMANCE Output Data Rate (ODR) 5 10,000 SPS No Missing Codes1 32 Bits Resolution See Table 19 to Table 23 Noise See Table 19 to Table 23 FIR Filter Rejection See Table 23 ACCURACY Integral Nonlinearity (INL) All input buffers disabled ±1 ±3.5 ppm of FSR All input buffers enabled ±3.5 ±7.8 ppm of FSR Offset Error2 Internal short ±40 µV Offset Drift Internal short ±80 nV/°C Gain Error2 All input buffers disabled ±45 ±100 ppm of FSR All input buffers enabled ±2.5 ±40 ppm of FSR Gain Drift ±0.4 ±0.75 ppm/°C REJECTION Power Supply Rejection AVDD1, AVDD2, VIN = 1 V 95 dB Common-Mode Rejection VIN = 0.1 V At DC 95 dB At 50 Hz, 60 Hz1 20 Hz output data rate (post filter), 120 dB 50 Hz ± 1 Hz and 60 Hz ± 1 Hz Normal Mode Rejection1 50 Hz ± 1 Hz and 60 Hz ± 1 Hz Internal clock, 20 SPS ODR (postfilter) 71 90 dB External clock, 20 SPS ODR (postfilter) 85 90 dB ANALOG INPUTS Differential Input Range VREF = (REF+) − (REF−) ±VREF V Absolute Voltage Limits1 Input Buffers Disabled AVSS − 0.05 AVDD1 + 0.05 V Input Buffers Enabled AVSS AVDD1 V Analog Input Current Input Buffers Disabled Input Current ±48 µA/V Input Current Drift External clock ±0.75 nA/V/°C Internal clock (±2.5% clock) ±4 nA/V/°C Input Buffers Enabled Input Current ±30 nA Input Current Drift AVDD1 − 0.2 V to AVSS + 0.2 V ±75 pA/°C AVDD1 to AVSS ±1 nA/°C Crosstalk 1 kHz input −120 dB INTERNAL REFERENCE 100 nF external capacitor to AVSS Output Voltage REFOUT, with respect to AVSS 2.5 V Initial Accuracy3 REFOUT, TA = 25°C −0.12 +0.12 % of V Temperature Coefficient1 0°C to 105°C ±2 ±5 ppm/°C −40°C to +105°C ±3 ±10 ppm/°C Reference Load Current, ILOAD −10 +10 mA Power Supply Rejection AVDD1, AVDD2 (line regulation) 90 dB Load Regulation ∆VOUT/∆ILOAD 32 ppm/mA Rev. B | Page 4 of 60 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS NOISE PERFORMANCE AND RESOLUTION GETTING STARTED POWER SUPPLIES DIGITAL COMMUNICATION Accessing the ADC Register Map AD7177-2 RESET CONFIGURATION OVERVIEW Channel Configuration Channel Registers ADC Setups Setup Configuration Registers Filter Configuration Registers Gain Registers Offset Registers ADC Mode and Interface Mode Configuration ADC Mode Register Interface Mode Register Understanding Configuration Flexibility CIRCUIT DESCRIPTION BUFFERED ANALOG INPUT CROSSPOINT MULTIPLEXER Fully Differential Inputs Single-Ended Inputs AD7177-2 REFERENCE External Reference Internal Reference BUFFERED REFERENCE INPUT CLOCK SOURCE Internal Oscillator External Crystal External Clock DIGITAL FILTERS SINC5 + SINC1 FILTER SINC3 FILTER SINGLE CYCLE SETTLING ENHANCED 50 HZ AND 60 HZ REJECTION FILTERS OPERATING MODES CONTINUOUS CONVERSION MODE CONTINUOUS READ MODE SINGLE CONVERSION MODE STANDBY AND POWER-DOWN MODES CALIBRATION DIGITAL INTERFACE CHECKSUM PROTECTION CRC CALCULATION Polynomial Example of a Polynomial CRC Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) XOR Calculation Example of an XOR Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) INTEGRATED FUNCTIONS GENERAL-PURPOSE I/O EXTERNAL MULTIPLEXER CONTROL DELAY 24-BIT/32-BIT CONVERSIONS DOUT_RESET SYNCHRONIZATION Normal Synchronization Alternate Synchronization ERROR FLAGS ADC_ERROR CRC_ERROR REG_ERROR Input/Output DATA_STAT IOSTRENGTH INTERNAL TEMPERATURE SENSOR GROUNDING AND LAYOUT REGISTER SUMMARY REGISTER DETAILS COMMUNICATIONS REGISTER STATUS REGISTER ADC MODE REGISTER INTERFACE MODE REGISTER REGISTER CHECK DATA REGISTER GPIO CONFIGURATION REGISTER ID REGISTER CHANNEL REGISTER 0 CHANNEL REGISTER 1 TO CHANNEL REGISTER 3 SETUP CONFIGURATION REGISTER 0 SETUP CONFIGURATION REGISTER 1 TO SETUP CONFIGURATION REGISTER 3 FILTER CONFIGURATION REGISTER 0 FILTER CONFIGURATION REGISTER 1 TO FILTER CONFIGURATION REGISTER 3 OFFSET REGISTER 0 OFFSET REGISTER 1 TO OFFSET REGISTER 3 GAIN REGISTER 0 GAIN REGISTER 1 TO GAIN REGISTER 3 OUTLINE DIMENSIONS ORDERING GUIDE
AD7177-2 Data Sheet SPECIFICATIONS
AVDD1 = 4.5 V to 5.5 V, AVDD2 = 2 V to 5.5 V, IOVDD = 2 V to 5.5 V, AVSS = DGND = 0 V, REF+ = 2.5 V, REF− = AVSS, internal master clock (MCLK) = 16 MHz, TA = TMIN to TMAX (−40°C to +105°C), unless otherwise noted.
Table 1. Parameter Test Conditions/Comments Min Typ Max Unit
ADC SPEED AND PERFORMANCE Output Data Rate (ODR) 5 10,000 SPS No Missing Codes1 32 Bits Resolution See Table 19 to Table 23 Noise See Table 19 to Table 23 FIR Filter Rejection See Table 23 ACCURACY Integral Nonlinearity (INL) All input buffers disabled ±1 ±3.5 ppm of FSR All input buffers enabled ±3.5 ±7.8 ppm of FSR Offset Error2 Internal short ±40 µV Offset Drift Internal short ±80 nV/°C Gain Error2 All input buffers disabled ±45 ±100 ppm of FSR All input buffers enabled ±2.5 ±40 ppm of FSR Gain Drift ±0.4 ±0.75 ppm/°C REJECTION Power Supply Rejection AVDD1, AVDD2, VIN = 1 V 95 dB Common-Mode Rejection VIN = 0.1 V At DC 95 dB At 50 Hz, 60 Hz1 20 Hz output data rate (post filter), 120 dB 50 Hz ± 1 Hz and 60 Hz ± 1 Hz Normal Mode Rejection1 50 Hz ± 1 Hz and 60 Hz ± 1 Hz Internal clock, 20 SPS ODR (postfilter) 71 90 dB External clock, 20 SPS ODR (postfilter) 85 90 dB ANALOG INPUTS Differential Input Range VREF = (REF+) − (REF−) ±VREF V Absolute Voltage Limits1 Input Buffers Disabled AVSS − 0.05 AVDD1 + 0.05 V Input Buffers Enabled AVSS AVDD1 V Analog Input Current Input Buffers Disabled Input Current ±48 µA/V Input Current Drift External clock ±0.75 nA/V/°C Internal clock (±2.5% clock) ±4 nA/V/°C Input Buffers Enabled Input Current ±30 nA Input Current Drift AVDD1 − 0.2 V to AVSS + 0.2 V ±75 pA/°C AVDD1 to AVSS ±1 nA/°C Crosstalk 1 kHz input −120 dB INTERNAL REFERENCE 100 nF external capacitor to AVSS Output Voltage REFOUT, with respect to AVSS 2.5 V Initial Accuracy3 REFOUT, TA = 25°C −0.12 +0.12 % of V Temperature Coefficient1 0°C to 105°C ±2 ±5 ppm/°C −40°C to +105°C ±3 ±10 ppm/°C Reference Load Current, ILOAD −10 +10 mA Power Supply Rejection AVDD1, AVDD2 (line regulation) 90 dB Load Regulation ∆VOUT/∆ILOAD 32 ppm/mA Rev. B | Page 4 of 60 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS NOISE PERFORMANCE AND RESOLUTION GETTING STARTED POWER SUPPLIES DIGITAL COMMUNICATION Accessing the ADC Register Map AD7177-2 RESET CONFIGURATION OVERVIEW Channel Configuration Channel Registers ADC Setups Setup Configuration Registers Filter Configuration Registers Gain Registers Offset Registers ADC Mode and Interface Mode Configuration ADC Mode Register Interface Mode Register Understanding Configuration Flexibility CIRCUIT DESCRIPTION BUFFERED ANALOG INPUT CROSSPOINT MULTIPLEXER Fully Differential Inputs Single-Ended Inputs AD7177-2 REFERENCE External Reference Internal Reference BUFFERED REFERENCE INPUT CLOCK SOURCE Internal Oscillator External Crystal External Clock DIGITAL FILTERS SINC5 + SINC1 FILTER SINC3 FILTER SINGLE CYCLE SETTLING ENHANCED 50 HZ AND 60 HZ REJECTION FILTERS OPERATING MODES CONTINUOUS CONVERSION MODE CONTINUOUS READ MODE SINGLE CONVERSION MODE STANDBY AND POWER-DOWN MODES CALIBRATION DIGITAL INTERFACE CHECKSUM PROTECTION CRC CALCULATION Polynomial Example of a Polynomial CRC Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) XOR Calculation Example of an XOR Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) INTEGRATED FUNCTIONS GENERAL-PURPOSE I/O EXTERNAL MULTIPLEXER CONTROL DELAY 24-BIT/32-BIT CONVERSIONS DOUT_RESET SYNCHRONIZATION Normal Synchronization Alternate Synchronization ERROR FLAGS ADC_ERROR CRC_ERROR REG_ERROR Input/Output DATA_STAT IOSTRENGTH INTERNAL TEMPERATURE SENSOR GROUNDING AND LAYOUT REGISTER SUMMARY REGISTER DETAILS COMMUNICATIONS REGISTER STATUS REGISTER ADC MODE REGISTER INTERFACE MODE REGISTER REGISTER CHECK DATA REGISTER GPIO CONFIGURATION REGISTER ID REGISTER CHANNEL REGISTER 0 CHANNEL REGISTER 1 TO CHANNEL REGISTER 3 SETUP CONFIGURATION REGISTER 0 SETUP CONFIGURATION REGISTER 1 TO SETUP CONFIGURATION REGISTER 3 FILTER CONFIGURATION REGISTER 0 FILTER CONFIGURATION REGISTER 1 TO FILTER CONFIGURATION REGISTER 3 OFFSET REGISTER 0 OFFSET REGISTER 1 TO OFFSET REGISTER 3 GAIN REGISTER 0 GAIN REGISTER 1 TO GAIN REGISTER 3 OUTLINE DIMENSIONS ORDERING GUIDE
