Datasheet AD9655 (Analog Devices) - 3
| Manufacturer | Analog Devices |
| Description | Dual, 16-Bit, 125 MSPS Serial LVDS, 1.8 V Analog-to-Digital Converter |
| Pages / Page | 38 / 3 — AD9655. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 1/15—Revision 0: … |
| File Format / Size | PDF / 1.6 Mb |
| Document Language | English |
AD9655. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 1/15—Revision 0: Initial Version
Model Line for this Datasheet
Text Version of Document
link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 4 link to page 6 link to page 8 link to page 9 link to page 9 link to page 11 link to page 11 link to page 11 link to page 12 link to page 13 link to page 13 link to page 16 link to page 19 link to page 20 link to page 20 link to page 21 link to page 23 link to page 24 link to page 25 link to page 28 link to page 29 link to page 29 link to page 30 link to page 30 link to page 30 link to page 31 link to page 31 link to page 32 link to page 35 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 38 link to page 38
AD9655 Data Sheet TABLE OF CONTENTS
Features .. 1 Clock Input Considerations .. 22 Applications ... 1 Power Dissipation and Power-Down Mode ... 23 General Description ... 1 Digital Outputs and Timing ... 24 Functional Block Diagram .. 1 Output Test Modes ... 27 Product Highlights ... 1 Serial Port Interface (SPI) .. 28 Revision History ... 2 Configuration Using the SPI ... 28 Specifications ... 3 Hardware Interface ... 29 DC Specifications ... 3 Configuration Without the SPI .. 29 AC Specifications .. 5 SPI Accessible Features .. 29 Digital Specifications ... 7 Memory Map .. 30 Switching Specifications .. 8 Reading the Memory Map Register Table ... 30 Timing Specifications .. 8 Memory Map Register Table ... 31 Absolute Maximum Ratings .. 10 Memory Map Register Descriptions .. 34 Thermal Resistance .. 10 Applications Information .. 36 ESD Caution .. 10 Design Guidelines .. 36 Pin Configuration and Function Descriptions ... 11 Power and Ground Guidelines ... 36 Typical Performance Characteristics ... 12 Clock Stability Considerations ... 36 VREF = 1.0 V ... 12 Exposed Pad Thermal Heat Slug Recommendations .. 36 VREF = 1.4 V ... 15 VCM ... 36 Equivalent Circuits ... 18 Reference Bypassing ... 36 Theory of Operation .. 19 SPI Port .. 36 Analog Input Considerations .. 19 Outline Dimensions ... 37 Voltage Reference ... 20 Ordering Guide .. 37
REVISION HISTORY 1/15—Revision 0: Initial Version
Rev. 0 | Page 2 of 37 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS VREF = 1.0 V VREF = 1.4 V EQUIVALENT CIRCUITS THEORY OF OPERATION ANALOG INPUT CONSIDERATIONS Input Common Mode Differential Input Configurations VOLTAGE REFERENCE CLOCK INPUT CONSIDERATIONS Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations POWER DISSIPATION AND POWER-DOWN MODE DIGITAL OUTPUTS AND TIMING SDIO/PDWN Pin SCLK/DFS Pin CSB Pin RBIAS Pin OUTPUT TEST MODES SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE CONFIGURATION WITHOUT THE SPI SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open Locations Default Values Logic Levels Channel Specific Registers MEMORY MAP REGISTER TABLE MEMORY MAP REGISTER DESCRIPTIONS Device Index (Register 0x05) Power Modes (Register 0x08) Bits[7:2]—Open Bits[1:0]—Power Mode Enhancement Control (Register 0x0C) Bits[7:3]—Open Bit 2—Chop Mode Bits[1:0]—Open Output Mode (Register 0x14) Bit 7—0 Bit 6—LVDS-ANSI/LVDS-IEEE Option Bits[5:3]—000 Bit 2—Output Invert Bit 1—Open Bit 0—Output Format Output Phase (Register 0x16) Bit 7—Open Bits[6:4]—Input Clock Phase Adjust Bits[3:0]—Output Clock Phase Adjust Serial Output Data Control (Register 0x21) User I/O Control 2 (Register 0x101) Bits[7:1]—Open Bit 0—Disable SDIO Pull-Down User I/O Control 3 (Register 0x102) Bits[7:4]—Open Bit 3—VCM Power-Down Bits[2:0]—000 Clock Monitor Control (Register 0x112) Bit 7—Open Bit 6—0 (Reserved) Bits[5:3]—Recovery Mode Bits[2:0]— Recovery Mode Setup VREF Control (Register 0x114) APPLICATIONS INFORMATION DESIGN GUIDELINES POWER AND GROUND GUIDELINES CLOCK STABILITY CONSIDERATIONS EXPOSED PAD THERMAL HEAT SLUG RECOMMENDATIONS VCM REFERENCE BYPASSING SPI PORT OUTLINE DIMENSIONS ORDERING GUIDE
AD9655 Data Sheet TABLE OF CONTENTS
Features .. 1 Clock Input Considerations .. 22 Applications ... 1 Power Dissipation and Power-Down Mode ... 23 General Description ... 1 Digital Outputs and Timing ... 24 Functional Block Diagram .. 1 Output Test Modes ... 27 Product Highlights ... 1 Serial Port Interface (SPI) .. 28 Revision History ... 2 Configuration Using the SPI ... 28 Specifications ... 3 Hardware Interface ... 29 DC Specifications ... 3 Configuration Without the SPI .. 29 AC Specifications .. 5 SPI Accessible Features .. 29 Digital Specifications ... 7 Memory Map .. 30 Switching Specifications .. 8 Reading the Memory Map Register Table ... 30 Timing Specifications .. 8 Memory Map Register Table ... 31 Absolute Maximum Ratings .. 10 Memory Map Register Descriptions .. 34 Thermal Resistance .. 10 Applications Information .. 36 ESD Caution .. 10 Design Guidelines .. 36 Pin Configuration and Function Descriptions ... 11 Power and Ground Guidelines ... 36 Typical Performance Characteristics ... 12 Clock Stability Considerations ... 36 VREF = 1.0 V ... 12 Exposed Pad Thermal Heat Slug Recommendations .. 36 VREF = 1.4 V ... 15 VCM ... 36 Equivalent Circuits ... 18 Reference Bypassing ... 36 Theory of Operation .. 19 SPI Port .. 36 Analog Input Considerations .. 19 Outline Dimensions ... 37 Voltage Reference ... 20 Ordering Guide .. 37
REVISION HISTORY 1/15—Revision 0: Initial Version
Rev. 0 | Page 2 of 37 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS VREF = 1.0 V VREF = 1.4 V EQUIVALENT CIRCUITS THEORY OF OPERATION ANALOG INPUT CONSIDERATIONS Input Common Mode Differential Input Configurations VOLTAGE REFERENCE CLOCK INPUT CONSIDERATIONS Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations POWER DISSIPATION AND POWER-DOWN MODE DIGITAL OUTPUTS AND TIMING SDIO/PDWN Pin SCLK/DFS Pin CSB Pin RBIAS Pin OUTPUT TEST MODES SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE CONFIGURATION WITHOUT THE SPI SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open Locations Default Values Logic Levels Channel Specific Registers MEMORY MAP REGISTER TABLE MEMORY MAP REGISTER DESCRIPTIONS Device Index (Register 0x05) Power Modes (Register 0x08) Bits[7:2]—Open Bits[1:0]—Power Mode Enhancement Control (Register 0x0C) Bits[7:3]—Open Bit 2—Chop Mode Bits[1:0]—Open Output Mode (Register 0x14) Bit 7—0 Bit 6—LVDS-ANSI/LVDS-IEEE Option Bits[5:3]—000 Bit 2—Output Invert Bit 1—Open Bit 0—Output Format Output Phase (Register 0x16) Bit 7—Open Bits[6:4]—Input Clock Phase Adjust Bits[3:0]—Output Clock Phase Adjust Serial Output Data Control (Register 0x21) User I/O Control 2 (Register 0x101) Bits[7:1]—Open Bit 0—Disable SDIO Pull-Down User I/O Control 3 (Register 0x102) Bits[7:4]—Open Bit 3—VCM Power-Down Bits[2:0]—000 Clock Monitor Control (Register 0x112) Bit 7—Open Bit 6—0 (Reserved) Bits[5:3]—Recovery Mode Bits[2:0]— Recovery Mode Setup VREF Control (Register 0x114) APPLICATIONS INFORMATION DESIGN GUIDELINES POWER AND GROUND GUIDELINES CLOCK STABILITY CONSIDERATIONS EXPOSED PAD THERMAL HEAT SLUG RECOMMENDATIONS VCM REFERENCE BYPASSING SPI PORT OUTLINE DIMENSIONS ORDERING GUIDE
