Datasheet AD7656A-1 (Analog Devices) - 4

link to page 5 link to page 16 link to page 4 link to page 4 link to page 4 link to page 5 link to page 4
Data Sheet AD7656A-1 SPECIFICATIONS
VREF = 2.5 V internal/external, AVCC = 4.75 V to 5.25 V, DVCC = 4.75 V to 5.25 V, and VDRIVE = 2.7 V to 5.25 V. For the ±4 × VREF range, VDD = 11 V to 16.5 V, and VSS = −11 V to −16.5 V. For the ±2 × VREF range, VDD = 6 V to 16.5 V, and VSS = −6 V to −16.5 V. fSAMPLE = 250 kSPS, and TA = TMIN to TMAX, unless otherwise noted.
Table 1. Parameter Min Typ Max Unit Test Conditions/Comments
DYNAMIC PERFORMANCE fIN = 10 kHz sine wave Signal-to-Noise + Distortion (SINAD)1 88 dB Signal-to-Noise Ratio (SNR)1 88 dB Total Harmonic Distortion (THD)1 −90 dB −105 dB VDD/VSS = ±6 V to ±16.5 V Peak Harmonic or Spurious Noise (SFDR)1 −100 dB Intermodulation Distortion (IMD)1 fa = 10.5 kHz, fb = 9.5 kHz Second-Order Terms −112 dB Third-Order Terms −107 dB Aperture Delay 10 ns Aperture Delay Matching 4 ns Aperture Jitter 35 ps Channel-to-Channel Isolation1 −100 dB fIN on unselected channels up to 100 kHz Full-Power Bandwidth 4.5 MHz At −3 dB 2.2 MHz At −0.1 dB DC ACCURACY Resolution 16 Bits No Missing Codes 15 Bits Integral Nonlinearity1 ±3 LSB ±1 LSB Positive Full-Scale Error1 ±0.381 ±0.8 % FSR Positive Full-Scale Error Matching1 ±0.35 % FSR Bipolar Zero-Scale Error1 ±0.0137% ±0.048 % FSR Bipolar Zero-Scale Error Matching1 ±0.038 % FSR Negative Full-Scale Error1 ±0.381 ±0.8 % FSR Negative Full-Scale Error Matching1 ±0.35 % FSR ANALOG INPUT See Table 6 for minimum VDD/VSS for each range Input Voltage Ranges −4 × VREF +4 × VREF V RNGx bits or RANGE pin = 0 −2 × VREF +2 × VREF V RNGx bits or RANGE pin = 1 DC Leakage Current ±1 µA Input Capacitance2 10 pF ±4 × VREF range when in track mode 14 pF ±2 × VREF range when in track mode REFERENCE INPUT/OUTPUT Reference Input Voltage Range 2.5 3 V DC Leakage Current ±1 µA Input Capacitance2 18.5 pF REFEN/DIS = 13 Reference Output Voltage 2.49 2.51 V Long-Term Stability 150 ppm 1000 hours Reference Temperature Coefficient 25 ppm/°C 6 ppm/°C Rev. 0 | Page 3 of 28 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS POWER SUPPLY SEQUENCING THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CONVERTER DETAILS Track-and-Hold Amplifiers Analog Input ADC TRANSFER FUNCTION INTERNAL/EXTERNAL REFERENCE TYPICAL CONNECTION DIAGRAM DRIVING THE ANALOG INPUTS INTERFACE OPTIONS Parallel Interface (SER/PAR/SEL = 0) SOFTWARE SELECTION OF ADCS Changing the Analog Input Range (H/S SEL = 0) Changing the Analog Input Range (H/S SEL = 1) Serial Interface (SER/PAR/SEL = 1) SERIAL READ OPERATION DAISY-CHAIN MODE (DCEN = 1, SER/PAR/SEL = 1) Standby/Partial Power-Down Modes of Operation(SER/PAR/SEL = 0 or SER/PAR/SEL = 1) APPLICATION HINTS LAYOUT OUTLINE DIMENSIONS ORDERING GUIDE