Datasheet AD7176-2 (Analog Devices) - 2
| Manufacturer | Analog Devices |
| Description | 24-Bit, 250 kSPS Sigma Delta ADC with 20 µs Settling |
| Pages / Page | 69 / 2 — AD7176-2* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017. … |
| Revision | D |
| File Format / Size | PDF / 1.1 Mb |
| Document Language | English |
AD7176-2* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017. COMPARABLE PARTS. REFERENCE MATERIALS. Press
Model Line for this Datasheet
Text Version of Document
AD7176-2* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017 COMPARABLE PARTS REFERENCE MATERIALS
View a parametric search of comparable parts.
Press
• Analog Devices’ 24-bit Sigma-Delta A/D Converter
EVALUATION KITS
Achieves Twice the Speed of Competing Converters and Industry’s Best Noise Performance • AD7176-2 Evaluation Board
Technical Articles DOCUMENTATION
• Flexible Bandwidth 4 mA to 20 mA Current Input with Easy HART Compatibility
Data Sheet Tutorials
• AD7176-2: 24-Bit, 250 kSPS Sigma-Delta ADC with 20 μs Settling Data Sheet • MT-022: ADC Architectures III: Sigma-Delta ADC Basics
Technical Books
• MT-023: ADC Architectures IV: Sigma-Delta ADC Advanced Concepts and Applications • The Data Conversion Handbook, 2005
User Guides DESIGN RESOURCES
• UG-478: Evaluation Board for the AD7176-2—24-Bit, 250 • AD7176-2 Material Declaration kSPS Sigma-Delta ADC with 20 μs Settling • PCN-PDN Information
SOFTWARE AND SYSTEMS REQUIREMENTS
• Quality And Reliability • AD7176-2 FMC-SDP Interposer & Evaluation Board / Xilinx • Symbols and Footprints KC705 Reference Design • AD717x Microcontroller No-OS
DISCUSSIONS
• BeMicro FPGA Project for AD7176-2 with Nios driver View all AD7176-2 EngineerZone Discussions. • AD717x Eval+ Software
SAMPLE AND BUY TOOLS AND SIMULATIONS
Visit the product page to see pricing options. • AD7176-2 Digital Filter Frequency Response Model • AD7176-2 IBIS Model
TECHNICAL SUPPORT
Submit a technical question or find your regional support
REFERENCE DESIGNS
number. • CN0292
DOCUMENT FEEDBACK
• CN0310 Submit feedback for this data sheet. • CN0364
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS NOISE PERFORMANCE AND RESOLUTION GETTING STARTED POWER SUPPLIES DIGITAL COMMUNICATION Accessing the ADC Register Map AD7176-2 RESET CONFIGURATION OVERVIEW Channel Configuration Channel Registers ADC Setups Setup Configuration Registers Filter Configuration Registers Offset Registers Gain Registers ADC Mode and Interface Mode Configuration ADC Mode Register Interface Mode Register Understanding Configuration Flexibility CIRCUIT DESCRIPTION ANALOG INPUT Fully Differential Inputs Pseudo Differential Inputs DRIVER AMPLIFIERS AD8475 AD8656 ADA4940-1/ADA4940-2 AD7176-2 REFERENCE External Reference Internal Reference AD7176-2 CLOCK SOURCE Internal Oscillator External Crystal External Clock DIGITAL FILTERS SINC5 + SINC1 FILTER SINC3 FILTER SINGLE CYCLE SETTLING ENHANCED 50 HZ AND 60 HZ REJECTION FILTERS OPERATING MODES CONTINUOUS CONVERSION MODE CONTINUOUS READ MODE SINGLE CONVERSION MODE STANDBY AND POWER-DOWN MODES CALIBRATION MODES DIGITAL INTERFACE CHECKSUM PROTECTION CRC CALCULATION Polynomial Example of a Polynomial CRC Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) XOR Calculation Example of an XOR Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) INTEGRATED FUNCTIONS GENERAL-PURPOSE I/O EXTERNAL MULTIPLEXER CONTROL DELAY 16-BIT/24-BIT CONVERSIONS SERIAL INTERFACE RESET (DOUT_RESET) SYNCHRONIZATION (SYNC\/ERROR\) ERROR FLAGS ADC_ERROR CRC_ERROR REG_ERROR Pin DATA_STAT IOSTRENTGH GROUNDING AND LAYOUT REGISTER SUMMARY REGISTER DETAILS COMMUNICATIONS REGISTER STATUS REGISTER ADC MODE REGISTER INTERFACE MODE REGISTER REGISTER CHECK DATA REGISTER GPIO CONFIGURATION REGISTER ID REGISTER CHANNEL MAP REGISTER 0 CHANNEL MAP REGISTER 1 CHANNEL MAP REGISTER 2 CHANNEL MAP REGISTER 3 SETUP CONFIGURATION REGISTER 0 SETUP CONFIGURATION REGISTER 1 SETUP CONFIGURATION REGISTER 2 SETUP CONFIGURATION REGISTER 3 FILTER CONFIGURATION REGISTER 0 FILTER CONFIGURATION REGISTER 1 FILTER CONFIGURATION REGISTER 2 FILTER CONFIGURATION REGISTER 3 OFFSET REGISTER 0 OFFSET REGISTER 1 OFFSET REGISTER 2 OFFSET REGISTER 3 GAIN REGISTER 0 GAIN REGISTER 1 GAIN REGISTER 2 GAIN REGISTER 3 OUTLINE DIMENSIONS ORDERING GUIDE
View a parametric search of comparable parts.
Press
• Analog Devices’ 24-bit Sigma-Delta A/D Converter
EVALUATION KITS
Achieves Twice the Speed of Competing Converters and Industry’s Best Noise Performance • AD7176-2 Evaluation Board
Technical Articles DOCUMENTATION
• Flexible Bandwidth 4 mA to 20 mA Current Input with Easy HART Compatibility
Data Sheet Tutorials
• AD7176-2: 24-Bit, 250 kSPS Sigma-Delta ADC with 20 μs Settling Data Sheet • MT-022: ADC Architectures III: Sigma-Delta ADC Basics
Technical Books
• MT-023: ADC Architectures IV: Sigma-Delta ADC Advanced Concepts and Applications • The Data Conversion Handbook, 2005
User Guides DESIGN RESOURCES
• UG-478: Evaluation Board for the AD7176-2—24-Bit, 250 • AD7176-2 Material Declaration kSPS Sigma-Delta ADC with 20 μs Settling • PCN-PDN Information
SOFTWARE AND SYSTEMS REQUIREMENTS
• Quality And Reliability • AD7176-2 FMC-SDP Interposer & Evaluation Board / Xilinx • Symbols and Footprints KC705 Reference Design • AD717x Microcontroller No-OS
DISCUSSIONS
• BeMicro FPGA Project for AD7176-2 with Nios driver View all AD7176-2 EngineerZone Discussions. • AD717x Eval+ Software
SAMPLE AND BUY TOOLS AND SIMULATIONS
Visit the product page to see pricing options. • AD7176-2 Digital Filter Frequency Response Model • AD7176-2 IBIS Model
TECHNICAL SUPPORT
Submit a technical question or find your regional support
REFERENCE DESIGNS
number. • CN0292
DOCUMENT FEEDBACK
• CN0310 Submit feedback for this data sheet. • CN0364
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS NOISE PERFORMANCE AND RESOLUTION GETTING STARTED POWER SUPPLIES DIGITAL COMMUNICATION Accessing the ADC Register Map AD7176-2 RESET CONFIGURATION OVERVIEW Channel Configuration Channel Registers ADC Setups Setup Configuration Registers Filter Configuration Registers Offset Registers Gain Registers ADC Mode and Interface Mode Configuration ADC Mode Register Interface Mode Register Understanding Configuration Flexibility CIRCUIT DESCRIPTION ANALOG INPUT Fully Differential Inputs Pseudo Differential Inputs DRIVER AMPLIFIERS AD8475 AD8656 ADA4940-1/ADA4940-2 AD7176-2 REFERENCE External Reference Internal Reference AD7176-2 CLOCK SOURCE Internal Oscillator External Crystal External Clock DIGITAL FILTERS SINC5 + SINC1 FILTER SINC3 FILTER SINGLE CYCLE SETTLING ENHANCED 50 HZ AND 60 HZ REJECTION FILTERS OPERATING MODES CONTINUOUS CONVERSION MODE CONTINUOUS READ MODE SINGLE CONVERSION MODE STANDBY AND POWER-DOWN MODES CALIBRATION MODES DIGITAL INTERFACE CHECKSUM PROTECTION CRC CALCULATION Polynomial Example of a Polynomial CRC Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) XOR Calculation Example of an XOR Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) INTEGRATED FUNCTIONS GENERAL-PURPOSE I/O EXTERNAL MULTIPLEXER CONTROL DELAY 16-BIT/24-BIT CONVERSIONS SERIAL INTERFACE RESET (DOUT_RESET) SYNCHRONIZATION (SYNC\/ERROR\) ERROR FLAGS ADC_ERROR CRC_ERROR REG_ERROR Pin DATA_STAT IOSTRENTGH GROUNDING AND LAYOUT REGISTER SUMMARY REGISTER DETAILS COMMUNICATIONS REGISTER STATUS REGISTER ADC MODE REGISTER INTERFACE MODE REGISTER REGISTER CHECK DATA REGISTER GPIO CONFIGURATION REGISTER ID REGISTER CHANNEL MAP REGISTER 0 CHANNEL MAP REGISTER 1 CHANNEL MAP REGISTER 2 CHANNEL MAP REGISTER 3 SETUP CONFIGURATION REGISTER 0 SETUP CONFIGURATION REGISTER 1 SETUP CONFIGURATION REGISTER 2 SETUP CONFIGURATION REGISTER 3 FILTER CONFIGURATION REGISTER 0 FILTER CONFIGURATION REGISTER 1 FILTER CONFIGURATION REGISTER 2 FILTER CONFIGURATION REGISTER 3 OFFSET REGISTER 0 OFFSET REGISTER 1 OFFSET REGISTER 2 OFFSET REGISTER 3 GAIN REGISTER 0 GAIN REGISTER 1 GAIN REGISTER 2 GAIN REGISTER 3 OUTLINE DIMENSIONS ORDERING GUIDE
