Datasheet LTC2323-14 (Analog Devices)
| Manufacturer | Analog Devices |
| Description | Dual, 14-Bit + Sign, 5Msps Differential Input ADC with Wide Input Common Mode Range |
| Pages / Page | 26 / 1 — FEATURES. DESCRIPTION. 5Msps Throughput Rate. ±1LSB INL (Typ). Guaranteed … |
| File Format / Size | PDF / 1.2 Mb |
| Document Language | English |
FEATURES. DESCRIPTION. 5Msps Throughput Rate. ±1LSB INL (Typ). Guaranteed 14-Bit, No Missing Codes
Model Line for this Datasheet
Text Version of Document
LTC2323-14 Dual, 14-Bit + Sign, 5Msps Differential Input ADC with Wide Input Common Mode Range
FEATURES DESCRIPTION
n
5Msps Throughput Rate
The LTC®2323-14 is a low noise, high speed dual 14-bit + n
±1LSB INL (Typ)
sign successive approximation register (SAR) ADC with n
Guaranteed 14-Bit, No Missing Codes
differential inputs and wide input common mode range. n
8VP-P Differential Inputs with Wide Input Common
Operating from a single 3.3V or 5V supply, the LTC2323-14
Mode Range
has an 8VP-P differential input range, making it ideal for n
80dB SNR (Typ) at fIN = 2MHz
applications which require a wide dynamic range with high n
–85dB THD (Typ) at fIN = 2MHz
common mode rejection. The LTC2323-14 achieves ±1LSB n Guaranteed Operation to 125°C INL typical, no missing codes at 14 bits and 80dB SNR. n Single 3.3V or 5V Supply The LTC2323-14 has an onboard low drift (20ppm/°C max) n Low Drift (20ppm/°C Max) 2.048V or 4.096V Internal 2.048V or 4.096V temperature-compensated reference. Reference The LTC2323-14 also has a high speed SPI-compatible n 1.8V to 2.5V I/O Voltages serial interface that supports CMOS or LVDS. The fast n CMOS or LVDS SPI-Compatible Serial I/O 5Msps per channel throughput with one-cycle latency n Power Dissipation 38mW/Ch (Typ) makes the LTC2323-14 ideally suited for a wide variety of n Small 28-Lead (4mm × 5mm) QFN Package high speed applications. The LTC2323-14 dissipates only 38mW per channel and offers nap and sleep modes to
APPLICATIONS
reduce the power consumption to 5μW for further power n High Speed Data Acquisition Systems savings during inactive periods. n Communications L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Analog Devices, Inc. All other trademarks are the property of their respective owners. n Remote Data Acquisition n Imaging n Optical Networking n Automotive n Multiphase Motor Control
TYPICAL APPLICATION 32k Point FFT, fS = 5Msps, fIN = 2.2MHz DIFFERENTIAL INPUTS
3.3V OR 5V
NO CONFIGURATION REQUIRED
0
IN+, IN–
10µF SNR = 80.0dB THD = –85.5dB –20 INSTRUMENTATION DIFFERENTIAL SINAD = 79.1dB V REFOUT1 25Ω DD 10µF SFDR = 88.4dB AIN1+ –40 VBYP1 1µF
LTC2323-14
0V 0V –60 220pF REFOUT2 10µF VBYP2 –80 BIPOLAR UNIPOLAR 1µF 25Ω AMPLITUDE (dBFS) –100 A SDO1 IN1– TO CONTROL AIN2+ SDO2 LOGIC AIN2– CLKOUT (FPGA, CPLD, –120 0V 0V V CMOS/LVDS SCK DSP, ETC.) DD REFINT CNV GND OGND OV –140 DD 1.8V TO 2.5V 0 0.5 1 1.5 2 2.5 1µF FREQUENCY (MHz) 232314 TA01a 232314 TA01b 232314fb For more information http://www.linear.com/LTC2323-14 1 Document Outline Features Applications Description Typical Application Absolute Maximum Ratings Pin Configuration Order Information Electrical Characteristics Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Digital Inputs And Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagram Applications Information Package Description Revision History Typical Application Related Parts
FEATURES DESCRIPTION
n
5Msps Throughput Rate
The LTC®2323-14 is a low noise, high speed dual 14-bit + n
±1LSB INL (Typ)
sign successive approximation register (SAR) ADC with n
Guaranteed 14-Bit, No Missing Codes
differential inputs and wide input common mode range. n
8VP-P Differential Inputs with Wide Input Common
Operating from a single 3.3V or 5V supply, the LTC2323-14
Mode Range
has an 8VP-P differential input range, making it ideal for n
80dB SNR (Typ) at fIN = 2MHz
applications which require a wide dynamic range with high n
–85dB THD (Typ) at fIN = 2MHz
common mode rejection. The LTC2323-14 achieves ±1LSB n Guaranteed Operation to 125°C INL typical, no missing codes at 14 bits and 80dB SNR. n Single 3.3V or 5V Supply The LTC2323-14 has an onboard low drift (20ppm/°C max) n Low Drift (20ppm/°C Max) 2.048V or 4.096V Internal 2.048V or 4.096V temperature-compensated reference. Reference The LTC2323-14 also has a high speed SPI-compatible n 1.8V to 2.5V I/O Voltages serial interface that supports CMOS or LVDS. The fast n CMOS or LVDS SPI-Compatible Serial I/O 5Msps per channel throughput with one-cycle latency n Power Dissipation 38mW/Ch (Typ) makes the LTC2323-14 ideally suited for a wide variety of n Small 28-Lead (4mm × 5mm) QFN Package high speed applications. The LTC2323-14 dissipates only 38mW per channel and offers nap and sleep modes to
APPLICATIONS
reduce the power consumption to 5μW for further power n High Speed Data Acquisition Systems savings during inactive periods. n Communications L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Analog Devices, Inc. All other trademarks are the property of their respective owners. n Remote Data Acquisition n Imaging n Optical Networking n Automotive n Multiphase Motor Control
TYPICAL APPLICATION 32k Point FFT, fS = 5Msps, fIN = 2.2MHz DIFFERENTIAL INPUTS
3.3V OR 5V
NO CONFIGURATION REQUIRED
0
IN+, IN–
10µF SNR = 80.0dB THD = –85.5dB –20 INSTRUMENTATION DIFFERENTIAL SINAD = 79.1dB V REFOUT1 25Ω DD 10µF SFDR = 88.4dB AIN1+ –40 VBYP1 1µF
LTC2323-14
0V 0V –60 220pF REFOUT2 10µF VBYP2 –80 BIPOLAR UNIPOLAR 1µF 25Ω AMPLITUDE (dBFS) –100 A SDO1 IN1– TO CONTROL AIN2+ SDO2 LOGIC AIN2– CLKOUT (FPGA, CPLD, –120 0V 0V V CMOS/LVDS SCK DSP, ETC.) DD REFINT CNV GND OGND OV –140 DD 1.8V TO 2.5V 0 0.5 1 1.5 2 2.5 1µF FREQUENCY (MHz) 232314 TA01a 232314 TA01b 232314fb For more information http://www.linear.com/LTC2323-14 1 Document Outline Features Applications Description Typical Application Absolute Maximum Ratings Pin Configuration Order Information Electrical Characteristics Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Digital Inputs And Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagram Applications Information Package Description Revision History Typical Application Related Parts
