Datasheet ADXL343 (Analog Devices) - 10

Data Sheet ADXL343 280 60 275 50 270 ) % ( ) 265 /g 40 TION SB A 260 L (L Y PU T 255 30 IVI PO T F SI 250 O T 20 SEN 245 EN C 240 PER 10 235 230 0 –40 –20 0 20 40 60 80 100 120
225
0.2 0.5 0.8 1.1 1.4 1.7 2.0
228
TEMPERATURE (°C) SELF-TEST RESPONSE (g )
10627- 10627- Figure 16. X-Axis Sensitivity vs. Temperature— Figure 19. X-Axis Self-Test Response at 25°C, VS = 2.5 V Eight Parts Soldered to PCB, VS = 3.3 V, Full Resolution
280 60 275 50 270 ) % ( ) 265 /g 40 TION SB A 260 L (L Y PU T 255 30 IVI PO T F SI 250 O T 20 SEN 245 EN C 240 PER 10 235 230 0 –40 –20 0 20 40 60 80 100 120
226
–0.2 –0.5 –0.8 –1.1 –1.4 –1.7 –2.0
229
TEMPERATURE (°C) SELF-TEST RESPONSE (g )
10627- 10627- Figure 17. Y-Axis Sensitivity vs. Temperature— Figure 20. Y-Axis Self-Test Response at 25°C, VS = 2.5 V Eight Parts Soldered to PCB, VS = 3.3 V, Full Resolution
280 60 275 50 270 ) % ( ) 265 /g 40 TION SB A 260 L (L Y PU T 255 30 IVI PO T F SI 250 O T 20 SEN EN 245 C 240 PER 10 235 230 0
230
–40 –20 0 20 40 60 80 100 120
227
0.3 0.9 1.5 2.1 2.7 3.3 TEMPERATURE (°C) SELF-TEST RESPONSE (g )
10627- 10627- Figure 18. Z-Axis Sensitivity vs. Temperature— Figure 21. Z-Axis Self-Test Response at 25°C, VS = 2.5 V Eight Parts Soldered to PCB, VS = 3.3 V, Full Resolution Rev. 0 | Page 9 of 36 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Absolute Maximum Ratings Thermal Resistance Package Information ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Power Sequencing Power Savings Power Modes Auto Sleep Mode Standby Mode Serial Communications SPI Preventing Bus Traffic Errors I2C Interrupts DATA_READY SINGLE_TAP DOUBLE_TAP Activity Inactivity FREE_FALL Watermark Overrun FIFO Bypass Mode FIFO Mode Stream Mode Trigger Mode Retrieving Data from FIFO Self-Test Register Map Register Definitions Register 0x00—DEVID (Read Only) Register 0x1D—THRESH_TAP (Read/Write) Register 0x1E, Register 0x1F, Register 0x20—OFSX, OFSY, OFSZ (Read/Write) Register 0x21—DUR (Read/Write) Register 0x22—Latent (Read/Write) Register 0x23—Window (Read/Write) Register 0x24—THRESH_ACT (Read/Write) Register 0x25—THRESH_INACT (Read/Write) Register 0x26—TIME_INACT (Read/Write) Register 0x27—ACT_INACT_CTL (Read/Write) ACT AC/DC and INACT AC/DC Bits ACT_x Enable Bits and INACT_x Enable Bits Register 0x28—THRESH_FF (Read/Write) Register 0x29—TIME_FF (Read/Write) Register 0x2A—TAP_AXES (Read/Write) Suppress Bit TAP_x Enable Bits Register 0x2B—ACT_TAP_STATUS (Read Only) ACT_x Source and TAP_x Source Bits Asleep Bit Register 0x2C—BW_RATE (Read/Write) LOW_POWER Bit Rate Bits Register 0x2D—POWER_CTL (Read/Write) Link Bit AUTO_SLEEP Bit Measure Bit Sleep Bit Wakeup Bits Register 0x2E—INT_ENABLE (Read/Write) Register 0x2F—INT_MAP (Read/Write) Register 0x30—INT_SOURCE (Read Only) Register 0x31—DATA_FORMAT (Read/Write) SELF_TEST Bit SPI Bit INT_INVERT Bit FULL_RES Bit Justify Bit Range Bits Register 0x32 to Register 0x37—DATAX0, DATAX1, DATAY0, DATAY1, DATAZ0, DATAZ1 (Read Only) Register 0x38—FIFO_CTL (Read/Write) FIFO_MODE Bits Trigger Bit Samples Bits 0x39—FIFO_STATUS (Read Only) FIFO_TRIG Bit Entries Bits Applications Information Power Supply Decoupling Mechanical Considerations for Mounting Tap Detection Threshold Link Mode Sleep Mode vs. Low Power Mode Offset Calibration Using Self-Test Data Formatting of Upper Data Rates Noise Performance Operation at Voltages Other Than 2.5 V Offset Performance at Lowest Data Rates Axes of Acceleration Sensitivity Layout and Design Recommendations Outline Dimensions Ordering Guide