Datasheet ADP5037 (Analog Devices)
| Manufacturer | Analog Devices |
| Description | Dual 3 MHz, 800 mA Buck Regulators with Two 300 mA LDOs |
| Pages / Page | 28 / 1 — Dual 3 MHz, 800 mA Buck. Regulators with Two 300 mA LDOs. Data Sheet. … |
| Revision | D |
| File Format / Size | PDF / 770 Kb |
| Document Language | English |
Dual 3 MHz, 800 mA Buck. Regulators with Two 300 mA LDOs. Data Sheet. ADP5037. FEATURES. Main input voltage range: 2.3 V to 5.5 V
Model Line for this Datasheet
Text Version of Document
Dual 3 MHz, 800 mA Buck Regulators with Two 300 mA LDOs Data Sheet ADP5037 FEATURES
load is above a predefined threshold, the buck regulators operate in PWM mode. When the load current falls below a
Main input voltage range: 2.3 V to 5.5 V
predefined threshold, the regulator operates in power save
Two 800 mA buck regulators and two 300 mA LDOs 24-lead, 4 mm × 4 mm LFCSP package
mode (PSM), improving the light-load efficiency.
Regulator accuracy: ±1.8% Table 1. Family Models Factory programmable or external adjustable VOUTx Maximum 3 MHz buck operation with forced PWM and auto PWM/PSM Model Channels Current Package modes
ADP5023 2 Buck, 1 LDO 800 mA, LFCSP (CP-24-10) 300 mA
BUCK1/BUCK2: output voltage range from 0.8 V to 3.8 V
ADP5024 2 Buck, 1 LDO 1.2 A, LFCSP (CP-24-10)
LDO1/LDO2: output voltage range from 0.8 V to 5.2 V
300 mA
LDO1/LDO2: input supply voltage from 1.7 V to 5.5 V
ADP5034 2 Buck, 2 LDOs 1.2 A, LFCSP (CP-24-10),
LDO1/LDO2: high PSRR and low output noise
300 mA TSSOP (RE-28-1) ADP5037 2 Buck, 2 LDOs 800 mA, LFCSP (CP-24-10)
APPLICATIONS
300 mA
Power for processors, ASICS, FPGAs, and RF chipsets
ADP5033 2 Buck, 2 LDOs with 800 mA, WLCSP (CB-16-8) 2 EN pins 300 mA
Portable instrumentation and medical devices Space constrained devices
The two bucks operate out of phase to reduce the input capaci- tor requirement. The low quiescent current, low dropout voltage,
GENERAL DESCRIPTION
and wide input voltage range of the ADP5037 LDOs extend the The ADP5037 combines two high performance buck regulators battery life of portable devices. The ADP5037 LDOs maintain and two low dropout (LDO) regulators in a small, 24-lead 4 mm × power supply rejection greater than 60 dB for frequencies as 4 mm LFCSP to meet demanding performance and board space high as 10 kHz while operating with a low headroom voltage. requirements. Regulators in the ADP5037 are activated though dedicated The high switching frequency of the buck regulators enables tiny enable pins. The default output voltages can be externally set in multilayer external components and minimizes the board space. the adjustable version or factory programmable to a wide range When the MODE pin is set high, the buck regulators operate in of preset values in the fixed voltage version. forced PWM mode. When the MODE pin is set low and the
TYPICAL APPLICATION CIRCUIT AVIN HOUSEKEEPING CAVIN VOUT1 0.1µF L1 1µH VIN1 2.3V TO SW1 VOUT1 AT 5.5V C1 800mA FB1 R1 4.7µF BUCK1 C5 R2 10µF ON EN1 PGND1 EN1 OFF MODE PWM MODE PSM/PWM VOUT2 VIN2 MODE L2 1µH C2 SW2 VOUT2 AT 4.7µF 800mA BUCK2 FB2 R3 C6 EN2 EN2 R4 PGND2 10µF EN3 VOUT3 VOUT3 AT EN3 LDO1 300mA VIN3 R5 1.7V TO (ANALOG) FB3 C7 5.5V C3 R6 1µF 1µF EN4 ON VOUT4 V EN4 OUT4 AT OFF 300mA LDO2 VIN4 FB4 R7 (DIGITAL) C8 C4 R8 1µF 1µF ADP5037
1 00 7-
AGND
0988 Figure 1.
Rev. D Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2011–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Applications General Description Typical Application Circuit Revision History Specifications General Specifications BUCK1 and BUCK2 Specifications LDO1 and LDO2 Specifications Input and Output Capacitor, Recommended Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Power Management Unit Thermal Protection Undervoltage Lockout Enable/Shutdown BUCK1 and BUCK2 Control Scheme PWM Mode Power Save Mode (PSM) PSM Current Threshold Oscillator/Phasing of Inductor Switching Short-Circuit Protection Soft Start Current Limit 100% Duty Operation Active Pull-Downs LDO1 and LDO2 Applications Information Buck External Component Selection Feedback Resistors Inductor Output Capacitor Input Capacitor LDO External Component Selection Feedback Resistors Output Capacitor Input Bypass Capacitor Input and Output Capacitor Properties Power Dissipation and Thermal Considerations Buck Regulator Power Dissipation LDO Regulator Power Dissipation Junction Temperature PCB Layout Guidelines Typical Application Schematics Bill of Materials Outline Dimensions Ordering Guide
load is above a predefined threshold, the buck regulators operate in PWM mode. When the load current falls below a
Main input voltage range: 2.3 V to 5.5 V
predefined threshold, the regulator operates in power save
Two 800 mA buck regulators and two 300 mA LDOs 24-lead, 4 mm × 4 mm LFCSP package
mode (PSM), improving the light-load efficiency.
Regulator accuracy: ±1.8% Table 1. Family Models Factory programmable or external adjustable VOUTx Maximum 3 MHz buck operation with forced PWM and auto PWM/PSM Model Channels Current Package modes
ADP5023 2 Buck, 1 LDO 800 mA, LFCSP (CP-24-10) 300 mA
BUCK1/BUCK2: output voltage range from 0.8 V to 3.8 V
ADP5024 2 Buck, 1 LDO 1.2 A, LFCSP (CP-24-10)
LDO1/LDO2: output voltage range from 0.8 V to 5.2 V
300 mA
LDO1/LDO2: input supply voltage from 1.7 V to 5.5 V
ADP5034 2 Buck, 2 LDOs 1.2 A, LFCSP (CP-24-10),
LDO1/LDO2: high PSRR and low output noise
300 mA TSSOP (RE-28-1) ADP5037 2 Buck, 2 LDOs 800 mA, LFCSP (CP-24-10)
APPLICATIONS
300 mA
Power for processors, ASICS, FPGAs, and RF chipsets
ADP5033 2 Buck, 2 LDOs with 800 mA, WLCSP (CB-16-8) 2 EN pins 300 mA
Portable instrumentation and medical devices Space constrained devices
The two bucks operate out of phase to reduce the input capaci- tor requirement. The low quiescent current, low dropout voltage,
GENERAL DESCRIPTION
and wide input voltage range of the ADP5037 LDOs extend the The ADP5037 combines two high performance buck regulators battery life of portable devices. The ADP5037 LDOs maintain and two low dropout (LDO) regulators in a small, 24-lead 4 mm × power supply rejection greater than 60 dB for frequencies as 4 mm LFCSP to meet demanding performance and board space high as 10 kHz while operating with a low headroom voltage. requirements. Regulators in the ADP5037 are activated though dedicated The high switching frequency of the buck regulators enables tiny enable pins. The default output voltages can be externally set in multilayer external components and minimizes the board space. the adjustable version or factory programmable to a wide range When the MODE pin is set high, the buck regulators operate in of preset values in the fixed voltage version. forced PWM mode. When the MODE pin is set low and the
TYPICAL APPLICATION CIRCUIT AVIN HOUSEKEEPING CAVIN VOUT1 0.1µF L1 1µH VIN1 2.3V TO SW1 VOUT1 AT 5.5V C1 800mA FB1 R1 4.7µF BUCK1 C5 R2 10µF ON EN1 PGND1 EN1 OFF MODE PWM MODE PSM/PWM VOUT2 VIN2 MODE L2 1µH C2 SW2 VOUT2 AT 4.7µF 800mA BUCK2 FB2 R3 C6 EN2 EN2 R4 PGND2 10µF EN3 VOUT3 VOUT3 AT EN3 LDO1 300mA VIN3 R5 1.7V TO (ANALOG) FB3 C7 5.5V C3 R6 1µF 1µF EN4 ON VOUT4 V EN4 OUT4 AT OFF 300mA LDO2 VIN4 FB4 R7 (DIGITAL) C8 C4 R8 1µF 1µF ADP5037
1 00 7-
AGND
0988 Figure 1.
Rev. D Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2011–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Applications General Description Typical Application Circuit Revision History Specifications General Specifications BUCK1 and BUCK2 Specifications LDO1 and LDO2 Specifications Input and Output Capacitor, Recommended Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Power Management Unit Thermal Protection Undervoltage Lockout Enable/Shutdown BUCK1 and BUCK2 Control Scheme PWM Mode Power Save Mode (PSM) PSM Current Threshold Oscillator/Phasing of Inductor Switching Short-Circuit Protection Soft Start Current Limit 100% Duty Operation Active Pull-Downs LDO1 and LDO2 Applications Information Buck External Component Selection Feedback Resistors Inductor Output Capacitor Input Capacitor LDO External Component Selection Feedback Resistors Output Capacitor Input Bypass Capacitor Input and Output Capacitor Properties Power Dissipation and Thermal Considerations Buck Regulator Power Dissipation LDO Regulator Power Dissipation Junction Temperature PCB Layout Guidelines Typical Application Schematics Bill of Materials Outline Dimensions Ordering Guide
