Datasheet ADAU1761 (Analog Devices)
| Manufacturer | Analog Devices |
| Description | SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL |
| Pages / Page | 93 / 1 — SigmaDSP Stereo, Low Power, 96 kHz,. 24-Bit Audio Codec with Integrated … |
| Revision | E |
| File Format / Size | PDF / 1.4 Mb |
| Document Language | English |
SigmaDSP Stereo, Low Power, 96 kHz,. 24-Bit Audio Codec with Integrated PLL. Data Sheet. ADAU1761. FEATURES. GENERAL DESCRIPTION
Model Line for this Datasheet
Text Version of Document
SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL Data Sheet ADAU1761 FEATURES GENERAL DESCRIPTION SigmaDSP 28-/56-bit, 50 MIPS digital audio processor
The ADAU1761 is a low power, stereo audio codec with
Fully programmable with SigmaStudio graphical tool
integrated digital audio processing that supports stereo 48 kHz
24-bit stereo audio ADC and DAC: >98 dB SNR
record and playback at 14 mW from a 1.8 V analog supply. The
Sampling rates from 8 kHz to 96 kHz
stereo audio ADCs and DACs support sample rates from 8 kHz
Low power: 7 mW record, 7 mW playback, 48 kHz at 1.8 V
to 96 kHz as well as a digital volume control.
6 analog input pins, configurable for single-ended or
The SigmaDSP® core features 28-bit processing (56-bit double
differential inputs
precision). The processor al ows system designers to compensate
Flexible analog input/output mixers
for the real-world limitations of microphones, speakers, amplifiers,
Stereo digital microphone input
and listening environments, resulting in a dramatic improvement
Analog outputs: 2 differential stereo, 2 single-ended stereo,
in the perceived audio quality through equalization, multiband
1 mono headphone output driver
compression, limiting, and third-party branded algorithms.
PLL supporting input clocks from 8 MHz to 27 MHz Analog automatic level control (ALC)
The SigmaStudio™ graphical development tool is used to program
Microphone bias reference voltage
the ADAU1761. This software includes audio processing blocks
Analog and digital I/O: 1.8 V to 3.65 V
such as filters, dynamics processors, mixers, and low level DSP
I2C and SPI control interfaces
functions for fast development of custom signal flows.
Digital audio serial data I/O: stereo and time-division
The record path includes an integrated microphone bias circuit
multiplexing (TDM) modes
and six inputs. The inputs can be mixed and muxed before the
Software-controllable clickless mute
ADC, or they can be configured to bypass the ADC. The
Software power-down
ADAU1761 includes a stereo digital microphone input.
GPIO pins for digital controls and outputs 32-lead, 5 mm × 5 mm LFCSP
The ADAU1761 includes five high power output drivers (two
−40°C to +85°C operating temperature range
differential and three single-ended), supporting stereo head- phones, an earpiece, or other output transducer. AC-coupled or
APPLICATIONS
capless configurations are supported. Individual fine level
Smartphones/multimedia phones
controls are supported on all analog outputs. The output mixer
Digital still cameras/digital video cameras
stage allows for flexible routing of audio.
Portable media players/portable audio players Phone accessories products FUNCTIONAL BLOCK DIAGRAM UT D D ND DDO DD DD ND ND CM IOV DG DV AV AV AG AG HP JACK REGULATOR JACKDET/MICIN ADAU1761 DETECTION LAUX LOUTP LINP LOUTN ADC ADC DAC DAC LINN INPUT LHP DIGITAL DIGITAL MIXERS FILTERS FILTERS OUTPUT MONOOUT MIXERS RINP ALC ADC DAC RHP RINN ROUTP RAUX ROUTN MICROPHONE MICBIAS PLL SERIAL DATA I2C/SPI BIAS INPUT/OUTPUT PORTS CONTROL PORT MCLK ADDR0/ ADDR1/ SCL/ SDA/ A/ K/ K/ IO1 IO2 IO3 A/ IO0 CLATCH CDATA CCLK COUT DAT GP BCL GP RCL GP DAT GP S L S
001
ADC_ DAC_
07680- Figure 1.
Rev. D Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2009–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Analog Performance Specifications Power Supply Specifications Typical Current Consumption Typical Power Management Measurements Digital Filters Digital Input/Output Specifications Digital Timing Specifications Digital Timing Diagrams Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics System Block Diagrams Theory of Operation Startup, Initialization, and Power Power-Up Sequence Power Reduction Modes Digital Power Supply Input/Output Power Supply Clock Generation and Management Case 1: PLL Is Bypassed Case 2: PLL Is Used PLL Lock Acquisition Clocking and Sampling Rates Core Clock Sampling Rates PLL Integer Mode Fractional Mode Record Signal Path Input Signal Paths Analog Microphone Inputs Analog Line Inputs Digital Microphone Input Microphone Bias Analog-to-Digital Converters ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter Automatic Level Control (ALC) ALC Parameters Noise Gate Function Playback Signal Path Output Signal Paths Routing Flexibility Headphone Output Capless Headphone Configuration Headphone Output Power-Up/Power-Down Sequencing Ground-Centered Headphone Configuration Jack Detection Pop-and-Click Suppression Line Outputs Control Ports Burst Mode Writing and Reading I2C Port Addressing I2C Read and Write Operations SPI Port Chip Address R/WB Subaddress Data Bytes Serial Data Input/Output Ports Applications Information Power Supply Bypass Capacitors GSM Noise Filter Grounding Exposed Pad PCB Design DSP Core Signal Processing Architecture Program Counter Features Startup Numeric Formats Numeric Format 5.23 Programming Program RAM, Parameter RAM, and Data RAM Program RAM Parameter RAM Data RAM Read/Write Data Formats Software Safeload Software Slew General-Purpose Input/Output GPIO Pins Set from the Control Port Control Registers Control Register Details R0: Clock Control, 16,384 (0x4000) R1: PLL Control, 16,386 (0x4002) R2: Digital Microphone/Jack Detection Control, 16,392 (0x4008) R3: Record Power Management, 16,393 (0x4009) R4: Record Mixer Left (Mixer 1) Control 0, 16,394 (0x400A) R5: Record Mixer Left (Mixer 1) Control 1, 16,395 (0x400B) R6: Record Mixer Right (Mixer 2) Control 0, 16,396 (0x400C) R7: Record Mixer Right (Mixer 2) Control 1, 16,397 (0x400D) R8: Left Differential Input Volume Control, 16,398 (0x400E) R9: Right Differential Input Volume Control, 16,399 (0x400F) R10: Record Microphone Bias Control, 16,400 (0x4010) R11: ALC Control 0, 16,401 (0x4011) R12: ALC Control 1, 16,402 (0x4012) R13: ALC Control 2, 16,403 (0x4013) R14: ALC Control 3, 16,404 (0x4014) R15: Serial Port Control 0, 16,405 (0x4015) R16: Serial Port Control 1, 16,406 (0x4016) R17: Converter Control 0, 16,407 (0x4017) R18: Converter Control 1, 16,408 (0x4018) R19: ADC Control, 16,409 (0x4019) R20: Left Input Digital Volume, 16,410 (0x401A) R21: Right Input Digital Volume, 16,411 (0x401B) R22: Playback Mixer Left (Mixer 3) Control 0, 16,412 (0x401C) R23: Playback Mixer Left (Mixer 3) Control 1, 16,413 (0x401D) R24: Playback Mixer Right (Mixer 4) Control 0, 16,414 (0x401E) R25: Playback Mixer Right (Mixer 4) Control 1, 16,415 (0x401F) R26: Playback L/R Mixer Left (Mixer 5) Line Output Control, 16,416 (0x4020) R27: Playback L/R Mixer Right (Mixer 6) Line Output Control, 16,417 (0x4021) R28: Playback L/R Mixer Mono Output (Mixer 7) Control, 16,418 (0x4022) R29: Playback Headphone Left Volume Control, 16,419 (0x4023) R30: Playback Headphone Right Volume Control, 16,420 (0x4024) R31: Playback Line Output Left Volume Control, 16,421 (0x4025) R32: Playback Line Output Right Volume Control, 16,422 (0x4026) R33: Playback Mono Output Control, 16,423 (0x4027) R34: Playback Pop/Click Suppression, 16,424 (0x4028) R35: Playback Power Management, 16,425 (0x4029) R36: DAC Control 0, 16,426 (0x402A) R37: DAC Control 1, 16,427 (0x402B) R38: DAC Control 2, 16,428 (0x402C) R39: Serial Port Pad Control, 16,429 (0x402D) R40: Control Port Pad Control 0, 16,431 (0x402F) R41: Control Port Pad Control 1, 16,432 (0x4030) R42: Jack Detect Pin Control, 16,433 (0x4031) R67: Dejitter Control, 16,438 (0x4036) R43 to R47: Cyclic Redundancy Check Registers, 16,576 to 16,580 (0x40C0 to 0x40C4) R48 to R51: GPIO Pin Control, 16,582 to 16,585 (0x40C6 to 0x40C9) R52 to R56: Watchdog Registers, 16,592 to 16,596 (0x40D0 to 0x40D4) R57: DSP Sampling Rate Setting, 16,619 (0x40EB) R58: Serial Input Route Control, 16,626 (0x40F2) R59: Serial Output Route Control, 16,627 (0x40F3) R60: Serial Data/GPIO Pin Configuration, 16,628 (0x40F4) R61: DSP Enable, 16,629 (0x40F5) R62: DSP Run, 16,630 (0x40F6) R63: DSP Slew Modes, 16,631 (0x40F7) R64: Serial Port Sampling Rate, 16,632 (0x40F8) R65: Clock Enable 0, 16,633 (0x40F9) R66: Clock Enable 1, 16,634 (0x40FA) Outline Dimensions Ordering Guide
The ADAU1761 is a low power, stereo audio codec with
Fully programmable with SigmaStudio graphical tool
integrated digital audio processing that supports stereo 48 kHz
24-bit stereo audio ADC and DAC: >98 dB SNR
record and playback at 14 mW from a 1.8 V analog supply. The
Sampling rates from 8 kHz to 96 kHz
stereo audio ADCs and DACs support sample rates from 8 kHz
Low power: 7 mW record, 7 mW playback, 48 kHz at 1.8 V
to 96 kHz as well as a digital volume control.
6 analog input pins, configurable for single-ended or
The SigmaDSP® core features 28-bit processing (56-bit double
differential inputs
precision). The processor al ows system designers to compensate
Flexible analog input/output mixers
for the real-world limitations of microphones, speakers, amplifiers,
Stereo digital microphone input
and listening environments, resulting in a dramatic improvement
Analog outputs: 2 differential stereo, 2 single-ended stereo,
in the perceived audio quality through equalization, multiband
1 mono headphone output driver
compression, limiting, and third-party branded algorithms.
PLL supporting input clocks from 8 MHz to 27 MHz Analog automatic level control (ALC)
The SigmaStudio™ graphical development tool is used to program
Microphone bias reference voltage
the ADAU1761. This software includes audio processing blocks
Analog and digital I/O: 1.8 V to 3.65 V
such as filters, dynamics processors, mixers, and low level DSP
I2C and SPI control interfaces
functions for fast development of custom signal flows.
Digital audio serial data I/O: stereo and time-division
The record path includes an integrated microphone bias circuit
multiplexing (TDM) modes
and six inputs. The inputs can be mixed and muxed before the
Software-controllable clickless mute
ADC, or they can be configured to bypass the ADC. The
Software power-down
ADAU1761 includes a stereo digital microphone input.
GPIO pins for digital controls and outputs 32-lead, 5 mm × 5 mm LFCSP
The ADAU1761 includes five high power output drivers (two
−40°C to +85°C operating temperature range
differential and three single-ended), supporting stereo head- phones, an earpiece, or other output transducer. AC-coupled or
APPLICATIONS
capless configurations are supported. Individual fine level
Smartphones/multimedia phones
controls are supported on all analog outputs. The output mixer
Digital still cameras/digital video cameras
stage allows for flexible routing of audio.
Portable media players/portable audio players Phone accessories products FUNCTIONAL BLOCK DIAGRAM UT D D ND DDO DD DD ND ND CM IOV DG DV AV AV AG AG HP JACK REGULATOR JACKDET/MICIN ADAU1761 DETECTION LAUX LOUTP LINP LOUTN ADC ADC DAC DAC LINN INPUT LHP DIGITAL DIGITAL MIXERS FILTERS FILTERS OUTPUT MONOOUT MIXERS RINP ALC ADC DAC RHP RINN ROUTP RAUX ROUTN MICROPHONE MICBIAS PLL SERIAL DATA I2C/SPI BIAS INPUT/OUTPUT PORTS CONTROL PORT MCLK ADDR0/ ADDR1/ SCL/ SDA/ A/ K/ K/ IO1 IO2 IO3 A/ IO0 CLATCH CDATA CCLK COUT DAT GP BCL GP RCL GP DAT GP S L S
001
ADC_ DAC_
07680- Figure 1.
Rev. D Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2009–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Analog Performance Specifications Power Supply Specifications Typical Current Consumption Typical Power Management Measurements Digital Filters Digital Input/Output Specifications Digital Timing Specifications Digital Timing Diagrams Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics System Block Diagrams Theory of Operation Startup, Initialization, and Power Power-Up Sequence Power Reduction Modes Digital Power Supply Input/Output Power Supply Clock Generation and Management Case 1: PLL Is Bypassed Case 2: PLL Is Used PLL Lock Acquisition Clocking and Sampling Rates Core Clock Sampling Rates PLL Integer Mode Fractional Mode Record Signal Path Input Signal Paths Analog Microphone Inputs Analog Line Inputs Digital Microphone Input Microphone Bias Analog-to-Digital Converters ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter Automatic Level Control (ALC) ALC Parameters Noise Gate Function Playback Signal Path Output Signal Paths Routing Flexibility Headphone Output Capless Headphone Configuration Headphone Output Power-Up/Power-Down Sequencing Ground-Centered Headphone Configuration Jack Detection Pop-and-Click Suppression Line Outputs Control Ports Burst Mode Writing and Reading I2C Port Addressing I2C Read and Write Operations SPI Port Chip Address R/WB Subaddress Data Bytes Serial Data Input/Output Ports Applications Information Power Supply Bypass Capacitors GSM Noise Filter Grounding Exposed Pad PCB Design DSP Core Signal Processing Architecture Program Counter Features Startup Numeric Formats Numeric Format 5.23 Programming Program RAM, Parameter RAM, and Data RAM Program RAM Parameter RAM Data RAM Read/Write Data Formats Software Safeload Software Slew General-Purpose Input/Output GPIO Pins Set from the Control Port Control Registers Control Register Details R0: Clock Control, 16,384 (0x4000) R1: PLL Control, 16,386 (0x4002) R2: Digital Microphone/Jack Detection Control, 16,392 (0x4008) R3: Record Power Management, 16,393 (0x4009) R4: Record Mixer Left (Mixer 1) Control 0, 16,394 (0x400A) R5: Record Mixer Left (Mixer 1) Control 1, 16,395 (0x400B) R6: Record Mixer Right (Mixer 2) Control 0, 16,396 (0x400C) R7: Record Mixer Right (Mixer 2) Control 1, 16,397 (0x400D) R8: Left Differential Input Volume Control, 16,398 (0x400E) R9: Right Differential Input Volume Control, 16,399 (0x400F) R10: Record Microphone Bias Control, 16,400 (0x4010) R11: ALC Control 0, 16,401 (0x4011) R12: ALC Control 1, 16,402 (0x4012) R13: ALC Control 2, 16,403 (0x4013) R14: ALC Control 3, 16,404 (0x4014) R15: Serial Port Control 0, 16,405 (0x4015) R16: Serial Port Control 1, 16,406 (0x4016) R17: Converter Control 0, 16,407 (0x4017) R18: Converter Control 1, 16,408 (0x4018) R19: ADC Control, 16,409 (0x4019) R20: Left Input Digital Volume, 16,410 (0x401A) R21: Right Input Digital Volume, 16,411 (0x401B) R22: Playback Mixer Left (Mixer 3) Control 0, 16,412 (0x401C) R23: Playback Mixer Left (Mixer 3) Control 1, 16,413 (0x401D) R24: Playback Mixer Right (Mixer 4) Control 0, 16,414 (0x401E) R25: Playback Mixer Right (Mixer 4) Control 1, 16,415 (0x401F) R26: Playback L/R Mixer Left (Mixer 5) Line Output Control, 16,416 (0x4020) R27: Playback L/R Mixer Right (Mixer 6) Line Output Control, 16,417 (0x4021) R28: Playback L/R Mixer Mono Output (Mixer 7) Control, 16,418 (0x4022) R29: Playback Headphone Left Volume Control, 16,419 (0x4023) R30: Playback Headphone Right Volume Control, 16,420 (0x4024) R31: Playback Line Output Left Volume Control, 16,421 (0x4025) R32: Playback Line Output Right Volume Control, 16,422 (0x4026) R33: Playback Mono Output Control, 16,423 (0x4027) R34: Playback Pop/Click Suppression, 16,424 (0x4028) R35: Playback Power Management, 16,425 (0x4029) R36: DAC Control 0, 16,426 (0x402A) R37: DAC Control 1, 16,427 (0x402B) R38: DAC Control 2, 16,428 (0x402C) R39: Serial Port Pad Control, 16,429 (0x402D) R40: Control Port Pad Control 0, 16,431 (0x402F) R41: Control Port Pad Control 1, 16,432 (0x4030) R42: Jack Detect Pin Control, 16,433 (0x4031) R67: Dejitter Control, 16,438 (0x4036) R43 to R47: Cyclic Redundancy Check Registers, 16,576 to 16,580 (0x40C0 to 0x40C4) R48 to R51: GPIO Pin Control, 16,582 to 16,585 (0x40C6 to 0x40C9) R52 to R56: Watchdog Registers, 16,592 to 16,596 (0x40D0 to 0x40D4) R57: DSP Sampling Rate Setting, 16,619 (0x40EB) R58: Serial Input Route Control, 16,626 (0x40F2) R59: Serial Output Route Control, 16,627 (0x40F3) R60: Serial Data/GPIO Pin Configuration, 16,628 (0x40F4) R61: DSP Enable, 16,629 (0x40F5) R62: DSP Run, 16,630 (0x40F6) R63: DSP Slew Modes, 16,631 (0x40F7) R64: Serial Port Sampling Rate, 16,632 (0x40F8) R65: Clock Enable 0, 16,633 (0x40F9) R66: Clock Enable 1, 16,634 (0x40FA) Outline Dimensions Ordering Guide
