Datasheet AK4377A (Asahi Kasei Microdevices) - 7

ManufacturerAsahi Kasei Microdevices
DescriptionLow-Power Advanced 32-bit DAC with HP
Pages / Page68 / 7 — [AK4377A] No. Pin Name I/O Protection. Diode Function Power. Domain …
Revision00
File Format / SizePDF / 1.7 Mb
Document LanguageEnglish

[AK4377A] No. Pin Name I/O Protection. Diode Function Power. Domain Charge Pump & LDO

[AK4377A] No Pin Name I/O Protection Diode Function Power Domain Charge Pump & LDO

Model Line for this Datasheet

Text Version of Document

[AK4377A] No. Pin Name I/O Protection
Diode Function Power
Domain Charge Pump & LDO
Charge Pump Circuit Positive Voltage Output Pin CVDD/
CVDD
(CVDD or 1/2*CVDD)
VSS2
E3
VCC2
O
This pin must be connected to the VSS2 pin with a
2.2 F  50 % capacitor in series. (Note 4)
Positive Charge-Pump Capacitor Terminal 2A Pin
CVDD/
CVDD
This pin must be connected to the CN2A pin with a VSS2
E4
CP2A
O
2.2 F  50 % capacitor in series.
Negative Charge Pump Capacitor Terminal 2A Pin CVDD
CVDD
This pin must be connected to the CP2A pin with a
F4
CN2A
I
2.2 F  50 % capacitor in series.
Positive Charge Pump Capacitor Terminal 2B Pin
CVDD/
CVDD
This
pin
must
be
connected
to
the
CN2B
pin
with
a
VSS2
E5
CP2B
O
2.2 F  50 % capacitor in series.
Negative Charge Pump Capacitor Terminal 2B Pin CVDD
CVDD
This pin must be connected to the CP2B pin with a
F5
CN2B
I
2.2 F  50 % capacitor in series.
Charge Pump Circuit Negative Voltage
CVDD/
(CVDD or 1/2*CVDD) Output 2 Pin
F3
VEE2
O
This pin must be connected to the VSS2 pin with a VSS2
2.2 F  50 % capacitor in series. (Note 4)
Positive Charge Pump Capacitor Terminal 1 Pin
CVDD/
CVDD
This pin must be connected to the CN1 pin with a VSS2
D5 CP1
O
1 F  50 % capacitor in series.
Negative Charge Pump Capacitor Terminal 1 Pin
CVDD
CVDD
This pin must be connected to the CP1 pin with a
E6
CN1
I
1 F  50 % capacitor in series.
Charge Pump Circuit Negative Voltage (CVDD)
Output 1 Pin
CVDD/
D6 VEE1
O
This pin must be connected to the VSS2 pin with a VSS2
1 F  50 % capacitor in series. (Note 4)
LDO1P (1.5 V) Output Pin (Note 3)
AVDD/
B1
RAVDD
O
This pin must be connected to the VSS1 pin with a
VSS1
capacitor in series. (Note 4)
LDO1N (1.5 V) Output Pin (Note 3)
AVDD/
C1 RVEE
O
This pin must be connected to the VSS1 pin with a
VSS1
capacitor in series. (Note 4)
Note 3. Capacitor values for the RAVDD pin and the RVEE pin should be selected
from 1 F ± 50 % to 4.7 F ± 50 %.
Note 4. Do not connect a load to the VEE1 pin, VCC2 pin, VEE2 pin, RAVDD pin and the RVEE pin. 018001092-E-00 2018/02
-7-