Datasheet AD9697 (Analog Devices) - 2
| Manufacturer | Analog Devices |
| Description | 14-Bit, 1300 MSPS, JESD204B, Analog-to-Digital Converter |
| Pages / Page | 130 / 2 — AD9697. Data Sheet. TABLE OF CONTENTS |
| File Format / Size | PDF / 2.2 Mb |
| Document Language | English |
AD9697. Data Sheet. TABLE OF CONTENTS
Model Line for this Datasheet
Text Version of Document
link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 4 link to page 5 link to page 5 link to page 6 link to page 7 link to page 8 link to page 9 link to page 11 link to page 11 link to page 11 link to page 12 link to page 14 link to page 19 link to page 21 link to page 21 link to page 21 link to page 24 link to page 24 link to page 24 link to page 27 link to page 27 link to page 28 link to page 28 link to page 28 link to page 29 link to page 29 link to page 31 link to page 31 link to page 32 link to page 33 link to page 33 link to page 33 link to page 36 link to page 43 link to page 49 link to page 49 link to page 50 link to page 51 link to page 54 link to page 55 link to page 57 link to page 57 link to page 57 link to page 58 link to page 58 link to page 60 link to page 61 link to page 67 link to page 67 link to page 67 link to page 69 link to page 69 link to page 69 link to page 71 link to page 73 link to page 75 link to page 75 link to page 75 link to page 75 link to page 77 link to page 77 link to page 78 link to page 80 link to page 80 link to page 80 link to page 80 link to page 81 link to page 81 link to page 82 link to page 128 link to page 128 link to page 129 link to page 129 link to page 130 link to page 130
AD9697 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC Complex to Real Conversion ... 49 Applications ... 1 DDC Mixed Decimation Settings .. 50 Functional Block Diagram .. 1 DDC Example Configurations ... 51 Revision History ... 3 Signal Monitor .. 54 General Description ... 4 SPORT over JESD204B .. 55 Product Highlights ... 4 Digital Outputs ... 57 Specifications ... 5 Introduction to the JESD204B Interface ... 57 DC Specifications ... 5 JESD204B Overview .. 57 AC Specifications .. 6 Functional Overview ... 58 Digital Specifications ... 7 JESD204B Link Establishment ... 58 Switching Specifications .. 8 Physical Layer (Driver) Outputs .. 60 Timing Specifications .. 9 Setting Up the AD9697 Digital Interface .. 61 Absolute Maximum Ratings .. 11 Deterministic Latency .. 67 Thermal Characteristics .. 11 Subclass 0 Operation .. 67 ESD Caution .. 11 Subclass 1 Operation .. 67 Pin Configuration and Function Descriptions ... 12 Multichip Synchronization .. 69 Typical Performance Characteristics ... 14 Normal Mode .. 69 Equivalent Circuits ... 19 Timestamp Mode ... 69 Theory of Operation .. 21 SYSREF± Input ... 71 ADC Architecture .. 21 SYSREF± Setup/Hold Window Monitor ... 73 Analog Input Considerations .. 21 Latency ... 75 Voltage Reference ... 24 End to End Total Latency .. 75 DC Offset Calibration .. 24 Example Latency Calculations.. 75 Clock Input Considerations .. 24 LMFC Referenced Latency.. 75 Power-Down/Standby Mode... 27 Test Modes ... 77 Temperature Diode .. 27 ADC Test Modes .. 77 ADC Overrange and Fast Detect .. 28 JESD204B Block Test Modes .. 78 ADC Overrange .. 28 Serial Port Interface (SPI) .. 80 Fast Threshold Detection (FD) ... 28 Configuration Using the SPI ... 80 ADC Application Modes and JESD204B Tx Converter Mapping Hardware Interface ... 80 ... 29 SPI Accessible Features .. 80 Programmable Finite Impulse Response (FIR) Filters .. 31 Memory Map .. 81 Supported Modes.. 31 Reading the Memory Map Register Table ... 81 Programming Instructions .. 32 Memory Map Registers ... 82 Digital Downconverter (DDC) ... 33 Applications Information .. 128 DDC I/Q Output Selection ... 33 Power Supply Recommendations ... 128 DDC General Description .. 33 Layout GuideLines ... 129 DDC Frequency Translation ... 36 AVDD1_SR (Pin 57) and AGND_SR (Pin 56 and Pin 60) ... 129 DDC Decimation Filters .. 43 Outline Dimensions ... 130 DDC Gain Stage ... 49 Ordering Guide .. 130 Rev. 0 | Page 2 of 130 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Buffer Controls and SFDR Optimization Absolute Maximum Input Swing Dither VOLTAGE REFERENCE DC OFFSET CALIBRATION CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider Input Clock Divider ½ Period Delay Adjust Clock Fine Delay and Superfine Delay Adjust Clock Coupling Considerations Clock Jitter Considerations POWER-DOWN/STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD) ADC APPLICATION MODES AND JESD204B Tx CONVERTER MAPPING PROGRAMMABLE FINITE IMPULSE RESPONSE (FIR) FILTERS SUPPORTED MODES PROGRAMMING INSTRUCTIONS DIGITAL DOWNCONVERTER (DDC) DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION Frequency Translation Stage (Optional) Filtering Stage Gain Stage (Optional) Complex to Real Conversion Stage (Optional) DDC FREQUENCY TRANSLATION DDC Frequency Translation General Description Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO Description DDC NCO Programmable Modulus Mode DDC NCO Coherent Mode NCO FTW/POW/MAW/MAB Description NCO FTW/POW/MAW/MAB Programmable Modulus Mode NCO FTW/POW/MAW/MAB Coherent Mode NCO Channel Selection GPIO Level Control Mode GPIO Edge Control Mode Register Map Mode Setting Up the Multichannel NCO Feature NCO Synchronization NCO Multichip Synchronization NCO Multichip Synchronization at Startup NCO Multichip Synchronization During Normal Operation DDC Mixer Description DDC NCO + Mixer Loss and SFDR DDC DECIMATION FILTERS HB4 Filter Description HB3 Filter Description HB2 Filter Description HB1 Filter Description TB2 Filter Description TB1 Filter Description FB2 Filter Description DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION DDC MIXED DECIMATION SETTINGS DDC EXAMPLE CONFIGURATIONS SIGNAL MONITOR SPORT OVER JESD204B DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8-Bit/10-Bit Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls De-Emphasis Phase-Locked Loop (PLL) SETTING UP THE AD9697 DIGITAL INTERFACE Example Setup 1—Full Bandwidth Mode Example Setup 2—ADC with DDC Option (Two ADCs Plus Two DDCs) DETERMINISTIC LATENCY SUBCLASS 0 OPERATION SUBCLASS 1 OPERATION Deterministic Latency Requirements Setting Deterministic Latency Registers MULTICHIP SYNCHRONIZATION NORMAL MODE TIMESTAMP MODE SYSREF± INPUT SYREF± Control Features SYSREF± SETUP/HOLD WINDOW MONITOR LATENCY END TO END TOTAL LATENCY EXAMPLE LATENCY CALCULATIONS LMFC REFERENCED LATENCY TEST MODES ADC TEST MODES JESD204B BLOCK TEST MODES Transport Layer Sample Test Mode Interface Test Modes Data Link Layer Test Modes SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open and Reserved Locations Default Values Logic Levels SPI Soft Reset MEMORY MAP REGISTERS APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS LAYOUT GUIDELINES AVDD1_SR (PIN 57) AND AGND_SR (PIN 56 AND PIN 60) OUTLINE DIMENSIONS ORDERING GUIDE
AD9697 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC Complex to Real Conversion ... 49 Applications ... 1 DDC Mixed Decimation Settings .. 50 Functional Block Diagram .. 1 DDC Example Configurations ... 51 Revision History ... 3 Signal Monitor .. 54 General Description ... 4 SPORT over JESD204B .. 55 Product Highlights ... 4 Digital Outputs ... 57 Specifications ... 5 Introduction to the JESD204B Interface ... 57 DC Specifications ... 5 JESD204B Overview .. 57 AC Specifications .. 6 Functional Overview ... 58 Digital Specifications ... 7 JESD204B Link Establishment ... 58 Switching Specifications .. 8 Physical Layer (Driver) Outputs .. 60 Timing Specifications .. 9 Setting Up the AD9697 Digital Interface .. 61 Absolute Maximum Ratings .. 11 Deterministic Latency .. 67 Thermal Characteristics .. 11 Subclass 0 Operation .. 67 ESD Caution .. 11 Subclass 1 Operation .. 67 Pin Configuration and Function Descriptions ... 12 Multichip Synchronization .. 69 Typical Performance Characteristics ... 14 Normal Mode .. 69 Equivalent Circuits ... 19 Timestamp Mode ... 69 Theory of Operation .. 21 SYSREF± Input ... 71 ADC Architecture .. 21 SYSREF± Setup/Hold Window Monitor ... 73 Analog Input Considerations .. 21 Latency ... 75 Voltage Reference ... 24 End to End Total Latency .. 75 DC Offset Calibration .. 24 Example Latency Calculations.. 75 Clock Input Considerations .. 24 LMFC Referenced Latency.. 75 Power-Down/Standby Mode... 27 Test Modes ... 77 Temperature Diode .. 27 ADC Test Modes .. 77 ADC Overrange and Fast Detect .. 28 JESD204B Block Test Modes .. 78 ADC Overrange .. 28 Serial Port Interface (SPI) .. 80 Fast Threshold Detection (FD) ... 28 Configuration Using the SPI ... 80 ADC Application Modes and JESD204B Tx Converter Mapping Hardware Interface ... 80 ... 29 SPI Accessible Features .. 80 Programmable Finite Impulse Response (FIR) Filters .. 31 Memory Map .. 81 Supported Modes.. 31 Reading the Memory Map Register Table ... 81 Programming Instructions .. 32 Memory Map Registers ... 82 Digital Downconverter (DDC) ... 33 Applications Information .. 128 DDC I/Q Output Selection ... 33 Power Supply Recommendations ... 128 DDC General Description .. 33 Layout GuideLines ... 129 DDC Frequency Translation ... 36 AVDD1_SR (Pin 57) and AGND_SR (Pin 56 and Pin 60) ... 129 DDC Decimation Filters .. 43 Outline Dimensions ... 130 DDC Gain Stage ... 49 Ordering Guide .. 130 Rev. 0 | Page 2 of 130 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Buffer Controls and SFDR Optimization Absolute Maximum Input Swing Dither VOLTAGE REFERENCE DC OFFSET CALIBRATION CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider Input Clock Divider ½ Period Delay Adjust Clock Fine Delay and Superfine Delay Adjust Clock Coupling Considerations Clock Jitter Considerations POWER-DOWN/STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD) ADC APPLICATION MODES AND JESD204B Tx CONVERTER MAPPING PROGRAMMABLE FINITE IMPULSE RESPONSE (FIR) FILTERS SUPPORTED MODES PROGRAMMING INSTRUCTIONS DIGITAL DOWNCONVERTER (DDC) DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION Frequency Translation Stage (Optional) Filtering Stage Gain Stage (Optional) Complex to Real Conversion Stage (Optional) DDC FREQUENCY TRANSLATION DDC Frequency Translation General Description Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO Description DDC NCO Programmable Modulus Mode DDC NCO Coherent Mode NCO FTW/POW/MAW/MAB Description NCO FTW/POW/MAW/MAB Programmable Modulus Mode NCO FTW/POW/MAW/MAB Coherent Mode NCO Channel Selection GPIO Level Control Mode GPIO Edge Control Mode Register Map Mode Setting Up the Multichannel NCO Feature NCO Synchronization NCO Multichip Synchronization NCO Multichip Synchronization at Startup NCO Multichip Synchronization During Normal Operation DDC Mixer Description DDC NCO + Mixer Loss and SFDR DDC DECIMATION FILTERS HB4 Filter Description HB3 Filter Description HB2 Filter Description HB1 Filter Description TB2 Filter Description TB1 Filter Description FB2 Filter Description DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION DDC MIXED DECIMATION SETTINGS DDC EXAMPLE CONFIGURATIONS SIGNAL MONITOR SPORT OVER JESD204B DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8-Bit/10-Bit Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls De-Emphasis Phase-Locked Loop (PLL) SETTING UP THE AD9697 DIGITAL INTERFACE Example Setup 1—Full Bandwidth Mode Example Setup 2—ADC with DDC Option (Two ADCs Plus Two DDCs) DETERMINISTIC LATENCY SUBCLASS 0 OPERATION SUBCLASS 1 OPERATION Deterministic Latency Requirements Setting Deterministic Latency Registers MULTICHIP SYNCHRONIZATION NORMAL MODE TIMESTAMP MODE SYSREF± INPUT SYREF± Control Features SYSREF± SETUP/HOLD WINDOW MONITOR LATENCY END TO END TOTAL LATENCY EXAMPLE LATENCY CALCULATIONS LMFC REFERENCED LATENCY TEST MODES ADC TEST MODES JESD204B BLOCK TEST MODES Transport Layer Sample Test Mode Interface Test Modes Data Link Layer Test Modes SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open and Reserved Locations Default Values Logic Levels SPI Soft Reset MEMORY MAP REGISTERS APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS LAYOUT GUIDELINES AVDD1_SR (PIN 57) AND AGND_SR (PIN 56 AND PIN 60) OUTLINE DIMENSIONS ORDERING GUIDE
