Datasheet AD9671 (Analog Devices) - 9

link to page 10 link to page 10 link to page 10 link to page 10
Data Sheet AD9671 Parameter1 Temperature Min Typ Max Unit
SYSREF+, SYSREF− Logic Compliance LVDS Internal Common-Mode Bias Full 0.9 V Differential Input Voltage Full 0.3 3.6 V p-p Input Voltage Range Full GND DRVDD V Input Common-Mode Range Full 0.9 1.4 V High Level Input Current Full −5 +5 μA Low Level Input Current Full −5 +5 μA Input Capacitance Full 4 pF Input Resistance Full 8 10 12 kΩ 1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were completed. 2 Specified for LVDS and LVPECL only. 3 Specified for 13 SDIO pins sharing the same connection.
SWITCHING SPECIFICATIONS
AVDD1 = 1.8 V, AVDD2 = 3.0 V, DVDD = 1.4 V, DRVDD = 1.8 V, 1.0 V internal ADC reference, L = 2, M = 8, fSAMPLE = 40 MHz, lane data rate = 3.2 Gbps, full temperature range (0°C to 85°C), unless otherwise noted.
Table 3. Parameter1 T emperature Min Typ Max Unit
CLOCK2 Clock Rate (fSAMPLE) 40 MSPS (Mode I) Full 20.5 40 MHz 65 MSPS (Mode II) Full 20.5 65 MHz 80 MSPS (Mode III)3 Full 20.5 80 MHz 125 MSPS (Mode IV)4 Full 20.5 125 MHz Clock Pulse Width High (tEH) Full 3.75 ns Clock Pulse Width Low (tEL) Full 3.75 ns CLOCK INPUT PARAMETERS TX_TRIG± to CLK± Setup Time (tSETUP) 25°C 1 ns TX_TRIG± to CLK± Hold Time (tHOLD) 25°C 1 ns DATA OUTPUT PARAMETERS Data Output Period or Unit Interval (UI) Full L/(20 × M × fSAMPLE) sec Data Output Duty Cycle 25°C 50 % Data Valid Time 25°C 0.76 UI PLL Lock Time5 25°C 26 μs Wake-Up Time Standby 25°C 2 μs Power-Down6 Device 25°C 375 μs JESD204B Link 25°C 250 μs SYNCINB± Falling Edge to First K.28 Characters Full 4 Multiframes Code Group Synchronization (CGS) Phase K.28 Full 1 Multiframe Characters Duration Delay (Latency) Full ADC Pipeline Full 16 Cycles RF Decimator Full 11 Cycles Digital High-Pass Filter Full 100 Cycles Baseband Decimator Full 16 × decimation Cycles factor TX_TRIG± to Start Code (Mode I/Mode II/Mode III/ Mode IV) Four-Lane Mode Full 31/42/30/36 Cycles Two-Lane Mode Full 31/33/30/30 Cycles Rev. A| Page 9 of 60 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS CLK±, TX_TRIG± Synchronization Timing Diagram CW Timing Diagram ABSOLUTE MAXIMUM RATINGS THERMAL IMPEDANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TGC MODE CW DOPPLER MODE THEORY OF OPERATION TGC OPERATION Low Noise Amplifier (LNA) Active Impedance Matching LNA Noise CLNA Connection DC Offset Correction/High-Pass Filter Variable Gain Amplifier (VGA) Gain Control VGA Noise Antialiasing Filter (AAF) AAF/VGA Test Mode ADC Clock Input Considerations Clock Duty Cycle Considerations Clock Jitter Considerations Power Dissipation and Power-Down Mode Power and Ground Connection Recommendations Advanced Power Control DIGITAL OUTPUTS AND TIMING JESD204B Transmit Top Level Description JESD204B Overview JESD204B Synchronization Details CGS Phase ILAS Phase Data Transmission Phase Link Setup Parameters Disable Lanes Converter and Lane Configuration Configure the Tail Bits and Control Bits Set Lane Identification Values Set Number of Frames per Multiframe, K Enable Scramble, SCR Set Lane Synchronization Options Verify FCHK, Checksum of JESD204B Interface Parameters Set Additional Digital Output Configuration Options Reenable Lanes After Configuration Frame and Lane Alignment Monitoring and Correction Super Frame and Output Zero Stuffing Digital Outputs and Timing Preemphasis Digital Output Test Patterns SDIO Pin SCLK Pin CSB Pin RBIAS Pin VREF Pin GPOx Pins ADDRx Pins TX_TRIG± Pins ANALOG TEST TONE GENERATION CW DOPPLER OPERATION Quadrature Generation I/Q Demodulator and Phase Shifter DIGITAL DEMODULATOR/DECIMATOR VECTOR PROFILE RF DECIMATOR DC Offset Calibration Multiband AAF and Decimate by 2 High-Pass Filter BASEBAND DEMODULATOR AND DECIMATOR Numerically Controlled Oscillator Decimation Filter Coefficient Memory DIGITAL TEST WAVEFORMS Waveform Generator Channel ID and Ramp Generator Filter Coefficients DIGITAL BLOCK POWER SAVING SCHEME SERIAL PORT INTERFACE (SPI) HARDWARE INTERFACE MEMORY MAP READING THE MEMORY MAP TABLE RESERVED LOCATIONS DEFAULT VALUES LOGIC LEVELS RECOMMENDED START-UP SEQUENCE MEMORY MAP REGISTER DESCRIPTIONS Update (Register 0x0FF) Profile Index and Software TX_TRIG (Register 0x10C) OUTLINE DIMENSIONS ORDERING GUIDE